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Chapter 1.Introduction
According to Moore's Law (1965), the number of deviceson a single chip and
hence, the potential computing power doubles eachyear. This trend has continued for
over 30 years and is still remarkably accurate. The desire for greater computingpower
has required new technology with scaled device feature sizesso that ever more devices
can be packed onto a silicon die.As a result, it is necessary to scale down other
parameters including power supply voltages and power consumption.
Associated with this trend in technology,new designs of circuits and systems
architecturesare needed, and the demands for higher accuracy, lower power
consumption, and higher dynamic rangeare of prime importance. These performance
criteria have led to merger of analog and digital electronicson a single chip.
New demands are presented for low-voltage high performance operational
amplifiers which are the building blocks of analog signal processing.Conventional
operational amplifiers can no longer meet all of the requirements associated withmodern
low-voltage technology demands. We have already encounteredsome major gain and
speed trade-off in conventional operational amplifiers.Apart from that, some
conventional high performance operational amplifiersare no longer operational in low-
voltage environments. The limitations for desired performanceappear by having at most
two stages for simple frequency compensation. However, additional stagesare now
necessary to satisfy low-voltage high performance requirements.
In addition to requirements for new design topologiesare demands for frequency
compensation techniques that are suitable for this designcontext. Compensation
techniques must not only stabilize the amplifier, but enhance the amplifierperformance.2
This implies that the conventional wisdom applied for two-stage operational amplifier
frequency compensation techniques and modeling must be re-examined and studied in
detail for multi-stage operational amplifiers.
Analog circuits often serve as both front-end and back-end parts of signal
processing chains. The desire to obtain a high level of accuracy and dynamic range in
mixed-signal applications makes the design for operational amplifiers more challenging.
1.1 Low-Voltage and Low-Power
There are several reasons to move towards low-voltage and low-power designs.
The first is that battery powered portable personal computing systems are becoming
popular.It is important to boost minimum battery lifetimes in equipment such as
notebook computers and cellular phones; minimum power consumption and minimum
power supply voltages are also of importance.
The second reason lies in the desire to achieve a high packing density of digital
and analog circuits on a single chip, due to shrinking integrated circuit feature sizes. The
smaller dimensions lead to an increase in the strength of the electric field on the chip to
a level which could destroy the components on the chip. Recent CMOS processes are
reported to have gate oxide breakdown voltages of 3 volts or less [1]. Lowering the
power supply voltage below this level is a method of avoiding these breakdowns.
A third reason is related to the limited amount of power that the silicon substrate
can dissipate without overheating. As the density of integrated circuit components
increases the power consumption increases as well, resulting in overheating of the silicon
chip.Designing for efficient low-power circuits is essential to keep total power
dissipation under control and to maintain high long-term reliability.3
1.2 Low-Power Frequency Compensation
When unity-gain feedback is applied to a marginally stable amplifier, chances are
that the circuit will fall into spontaneous oscillations [1].Frequency compensation
specifications are required for robust stability by shaping the frequency response in such
a way that the amplifier is stable under a large range of conditions. The large number of
variables involved in obtaining a stable amplifier led designers to limit operational
amplifiers to two gain stages, to keep the manufacturing process, temperature, and
voltage variations effects on performance minimal.
Most popular among several frequency compensation techniques used for two-
stage operational amplifiers is the RC pole-splitting pole-zero cancellation compensation
network shown in Figure 1.1 [2].This technique is of particular of interest for two
yin 0
Figure 1.1. Small-signal representation of a two-stage amplifier with RC compensation
network.4
reasons.First, the capacitor provides pole splitting between the two stages and the
resistor provides a zero in the left-half plane (LHP) to cancel the non-dominant pole. In
addition, the resistor also blocks the positive feed-forward effect through the Miller
capacitor and the corresponding right-half plane zero (RHP). Second, the resistor can be
employed using either poly resistors or MOS devices operated in the non-saturation
region where, in both cases, the resistor value can be designed to track process, voltage,
and temperature variations to ensure proper pole-zero cancellation.
In a multi-stage designs, the same compensation topology can be used to meet the
stability criteria. The basic requirement is to compensate the amplifier in such a way that
it exhibits a single pole response until slightly above the unity-gain frequency.
Successful frequency compensation is measured in terms of open-loop gain and phase
margin specifications.
It has always been assumed that poles in an uncompensated operational amplifier
are given by the RC time constants at nodes in the signal path. To the contrary, in multi-
stage operational amplifiers, including the two-stage, the poles are no longer directly
related to the RC time constants of nodes in the signal path due to the parasitic gate-to-
drain capacitors coupling the cascaded gain stages.
It can be shown that in an n-stage uncompensated operational amplifier the poles
of each stage in the signal path are automatically cancelled by LHP zeros of the preceding
stage. These zeros are formed due to the parasitic gate-to-drain coupling capacitors
between the stages (not including the RHP zeros by the same capacitors). The transfer
function of the overall operational amplifier still exhibits n-poles in an n-stage system.
However, the poles associated with the overall transfer function are "referred" back to
the input stage and are no longer related to the RC time constant of each node in the signal
path. Due to this argument, it can be shown that only n-2 compensation networks are
required to obtain a stable response in an n-stage operational amplifier.5
Currently, there exist multi-stage operational amplifiers where some type of
nested compensation scheme is used such as the Nested Miller Compensation (NMC)
technique [ 1 ] [3]. The block diagram associated with NMC is shown in Figure 1.2. The
structure starts off with an input stage and for every additional stage, a Miller capacitor
is connected between its input and the output node, closing a wider negative feedback
loop as shown. The drawback with NMC is that it uses only capacitors for pole splitting
which introduce RHP zeros (positive feed-forward); hence, the maximum achievable
bandwidth is reduced significantly.Also, the multiple compensation capacitors
connected at the output node increase power consumption and reduce bandwidth, settling
accuracy and slew-rate. Moreover, the stability criteria associated with this scheme force
bandwidths of adjacent stages to be ratioed by two to avoid formation of complex
conjugate pair poles and RHP zeros within the bandwidth.
VIN
Al +Al
C3
+Al
C2
Cl
Al
VOUT
0
R44
Figure 1.2. Four-stage amplifier with Nested Miller Compensation (NMC) technique.6
Another multi-stage operational amplifier topology isthe Nested Gm-C
Compensation (NGCC) technique [3] shown in Figure 1.3. It is similar to NMC structure
except that nested Gm feed-forward stages are used to provide negative feed-forward or
LHP zeros to cancel LHP poles. This scheme increases the bandwidth, but the power-
per-bandwidth ratio remains the same as in the NMC structure.
The above techniques are complex, and implementation in production depends
upon many variablesto ensure robustness with respecttorepeatability and
reproducibility in the manufacturing process.For example, in the NGCC structure,
compensation capacitors are used to bypass high-frequency signals to the output node [1]
to achieve high bandwidth, and negative feed-forwards are used to cancel the non-
dominant poles. However, this method significantly degrades the settling time because
of the inevitable pole-zero doublets introduced by the feed-forward elements [1].
A new frequency compensation method presented in this thesis overcomes the
drawbacks associated with existing multi-stage topologies by introducing RC
II
C3
II
C2
Cl
Figure 1.3. Four-stage amplifier with Nested Gm-C (NGCC) technique.
VOUT
0
+C47
compensation networks around internal gain stages leaving the output node unaffected.
By not loading the output stage with excessive compensation capacitance, the
operational amplifier can exhibit high gain due to multi-stage structure, wide bandwidth,
fast settling time and slew rate. The slew rate is determined by the output stage and the
parasitic and load capacitances that it drives.In other words, by using local
compensation networks around internal gain stages, the slew rate is not limited by the
small output step sizes associated with them.Thus, the proposed method allows
maximum bandwidth for a given technology feature size. Another advantage of this
technique is that the use of bypass capacitors with series resistors blocks positive feed-
forward and provides better control over pole-zero doublets to achieve fast settling times.
Also, by not loading the output stage with compensation capacitance, the power-per-
bandwidth ratio also improves.Finally, the proposed topology is compatible with
techniques implemented for two-stage operational amplifiers to track process,
temperature, and voltage variations.
Apart from the details, an important aspect of successful multi-stage operational
amplifier design is a well-conceived design methodology. For example, a multi-stage
operational amplifier design can be broken down into the design of stages that are
familiar.Starting from the input, these stages can comprise a two-stage amplifier
followed by simple single-stage amplifiers. By designing the two-stage amplifier to
meet the single-pole response, additional stages can be used to boost both overall gain
and bandwidth. The analysis will show that the dominant pole associated with the
operational amplifier must always be associated with the input stage and not with the
output stage.
Finally, a global feed-forward technique can be designed to boost slew rate and
bandwidth, and reduce both the feedback compensation capacitors and noise to increase
dynamic range. Output noise voltage density tends to increase with frequency due to8
peaking closed-loop frequency response. The enhancement technique introduced in this
thesis can reduce noise and increase the overall performance of the operational amplifier.
1.3 Design Methodology Explored in this Thesis
The goal of this thesis is to present well-supported guidelines, plots, tables, and
expressions to ensure the successful design of multi-stage operational amplifiers.
The methodology starts with modeling the multi-stage operational amplifiers at
the system level. This implies studying some of the important relationships that exist for
high performance designs including dynamic range considerations, and minimization of
amplifier noise, harmonic distortion, and intermodulation distortion. Other relationships
include open-loop and closed-loop pole-zero placements and their relationships to
frequency and time domain responses. Other goals include achieving fast settling times
with respect to the open-loop frequency response which requires characterization of the
stability in terms of gain and phase margins.
Next, comes the block level or ideal transistor modeling of such operational
amplifiers.At this level, various characteristics must be studied including the key
compensation components required to obtain the desired frequency and time domain
responses. Because of this, the conventional wisdom on pole-splitting behavior must be
re-examined.Also, due to the increased complexity in designing higher order
operational amplifiers, the effect of component variation values on the overall
performance characteristics must be studied.
Once the desired characteristics are specified, the circuit implementation for each
block level model will be designed. Simulation results are obtained using HSPICE Level
23 device models for several performance specifications. The layouts associated with
prototype designs are also presented.9
The new compensation topology will be examined in higher-order systems such
as four-stage operational amplifiers. Along with that, the new enhancement technique
will be incorporated and presented. Finally, in the future work section, a discussion of
multi-stage design based on technology considerations will be addressed. For example,
as the minimum feature device sizes decrease, the use of more stages becomes optimal.
This will eventually help us determine the optimum number of stages required for a given
technology.
1.4 Thesis Outline
Following the introduction, six chapters will discuss high performance design for
multi-stage operational amplifiers.Chapter 2 overviews some dynamic range
considerations in terms of distortion and noise analysis.This chapter analyzes the
equivalent input referred noise voltage of the amplifier and the non-linearities in terms
of harmonic and intermodulation distortion.
Chapter 3 introduces a system-level approach by considering a linear time-
invariant model for such amplifiers, and studies the stability and performance
characteristics for both open-loop and closed-loop systems. The Nyquist criterion for
stability is presented along with a quantitative stability in terms of: gain and phase
margin. The maximum amount of feedback that can be used with a particular operational
amplifier is addressed for two-, three-, and four-stage topologies.
Chapter 4 discusses the design of two- and three-stage amplifiers using a gn, block
representation. The transfer functions of the uncompensated amplifier for each gain
stage detailing the locations of the poles and zeros is derived and some important
properties are addressed.Also, the pole-zero sensitivity due to variations in10
compensation and component parameters for both two- and three-stage amplifiers are
presented.
Chapter 5 introduces the circuit implementation of a fully-differential three-stage
operational amplifier with common-mode feedback to maximize dynamic range. The
design was simulated using HSPICE LEVEL 39 device models and the results are
presented.
Chapter 6 introduces an enhancement technique to improve both stability and
performance characteristics. Also, a realization of a four-stage operational amplifier is
presented and some trade-off associated with these techniques are discussed.
Chapter 7 presents layouts of prototypes for a three- and four-stage operational
amplifiers and describes some of the die area issues. Finally, this chapter concludes this
thesis and discusses possible future work.11
Chapter 2.Dynamic Range Considerations
This chapter considers the noise and distortion analyses in operational amplifiers
and their effects on feedback implementations to facilitate the dynamic range of feedback
amplifiers.
The noise phenomena to be considered are caused by small current and voltage
fluctuations that are generated within the devices themselves [4]. The existence of noise
is due to the fact that electrical charge is not continuous but is carried in discrete amounts
equal to the electron charge. Thus noise is associated with fundamental processes in the
integrated-circuit devices.
In section 2.1 various sources of electronic noise are considered and the
equivalent circuits of common devices including noise generators are described. The
noise analysis of complex circuits such as operational amplifiers are then performed.
The dynamic range is dependent on the noise floor that is associated with an
operational amplifier.If the amplifier exhibits high noise the dynamic range of the
feedback amplifier is reduced.
In section 2.2, two cases of distortion analysis are examined and their
contributions to the dynamic range of the operational amplifier are considered. Trade-
off between distortion and other amplifier performance parameters are analyzed.
2.1 Sources of Noise
Thermal Noise
Thermal noise in conventional resistors is due to the random thermal motion of
electrons and is unaffected by the presence or absence of direct current since typical
electron drift velocities in a conductor are much less than electron thermal velocities [4].12
Since this source of noise is due to the thermal motion of electrons, it is natural to link it
to the absolute temperature T. Thermal noise is in fact directly proportional to T; as T
approaches zero, thermal noise also approaches zero.
i In a resistor R, thermal noise can be presented by a voltage generator vin series
as shown in Figure 2.1(a), or by a shunt current generatorias in Figure 2.1(b). The
representations in Figure 2.1(a) and (b) are equivalent with
v = 4kTRAf
T= 4kT-
1Af
(2.1)
(2.2)
where k is Boltzmann's constant. At room temperature the term 4kT is about
4kT = 1.66 x 10-2°V C (2.3)
Consider analysis of thermal noise in a simple circuit.Figure 2.1(c), shows a
one-pole low-pass filter that includes the resistor noise voltage source. This network has
a -3 dB corner frequency at
(a)
CO=
PRC
v R
(b) (c)
(2.4)
Figure 2.1. Noise sources. (a) Thevinin equivalent. (b) Norton equivalent. (c) One-
pole low-pass filter.or
1
P2nRC
(2.5)
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By replacing Af with
2
f which is the equivalent noise bandwidth of
4R C
in equation
P
(2.1), we get
v kT = (2.6)
AfC
This kTrelationship clearly shows that smaller RMS noise is seen at the output of the
network for larger capacitor values. The relationship in (2.1) is often represented in two
different terms: 1) Power Spectral Density (PSD) meaning the square of the noise voltage
per bandwidth
2
= 4KTR Of
2) or noise Voltage Spectral Density
,Th7f
=41,177R
(2.7)
(2.8)
For the one-pole low-pass filter of Figure 2.1(c), the noise Voltage Spectral Density is
c
(2.9)
Assuming Gaussian thermal noise, this property can also be described as the standard
deviation of the noise voltage
=kT
C
(2.10)14
Flicker Noise
Flicker or 1/f noise is found in all active devices as well as some discrete passive
elements such as carbon resistors.In CMOS transistors flicker noise is usually
associated with defects at the silicon-SiO2 interface. Clearly, 1/f noise is very process
dependent.
Flicker noise is associated with the flow of direct current and displays a Power
Spectral Density of the form
1 IA
F -=
Aff K' f
where
(2.11)
Afis a small bandwidth at frequency f
I is a direct current
Kf
is a flicker noise coefficient which is process dependent
AFis a constant in the range 0.5 to 2
K'is constant for a particular device
The flicker noise Power Spectral Density has an approximate 1/f frequency
dependence (alternatively called "1/f' noise). Flicker noise is most significant at low
frequencies, and may dominate device noise at frequencies well into the megahertz range
[4]. An important point to note is that the flicker noise is present with direct current I,
whereas thermal noise is always present.15
Noise in CMOS Circuits
In the structure of the CMOS transistors there is a resistive channel joining source
and drain and the drain current is controlled by the gate-source voltage. The resistance
associated with the channel exhibits thermal noise and the associated noise current i2d
is connected between the drain and source in the small-signal equivalent circuit. Flicker
noise also represents a drain-to-source current; combining the two currents, we obtain an
equivalent noise current generator.
The resistance due to thermal noise in a small-signal equivalent model is given by
R=
2 (2.12)
3 gm
where gm is the small-signal transconductance of the device. By modifying (2.2), the
thermal noise current generator is
i
2d= 4kT
b gmX1+g
3 gm
(2.13)
2
i where gmbs is the small-signal back-gate transconductance of the device and
3-is an
empirical correction factor. The equivalent noise voltage power is
.2
1 2 grabs \
V
2eq =--27d=4kT(---
3gm1+ Af (2.14)
g m
Figures 2.2(a) and (b) shows the equivalent current and voltage noise generators for an
NMOS transistor. The equation for flicker noise is given by
,AF
2A D Af
d =
CoxWLf
(2.15)
where ID corresponds to the DC direct current, Co, is the gate oxide capacitance per
unit area, and W and L are the width and length of the transistor. Kf and AF are the
process parameters. The equivalent noise voltage can be written as (with AF =1)2
.2
d K fAf
v eq = -=
2 2 g m2pr oxW f
(2.16)
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The overall noise current in a MOS transistor including thermal and flicker noise
component is
AF
2 gmbs' KAf .2d =4kT(gm1 + Af +
gm Co,WLf 3
and the overall noise voltage is
V d=zikTP---X1 +gmbs
3gm gm
K fAf
211 Co2xW2f
(2.17)
(2.18)
where 1 +
g mbs
is approximately one. For example, for an NMOS transistor with source
gm
and bulk connected together, the gmbs term goes to zero.
Figure 2.3 represents the frequency characteristics of the thermal and flicker
noise power spectral densities. Notice that in the low-frequency regions the flicker noise
dominates, whereas thermal noise dominates at high frequencies. The 1/f noise corner
frequency can be determined as shown in Figure 2.3(c) by equating the two responses.
(a) (b)
Figure 2.2. Equivalent (a) current and (b) voltage noise generators.2
th)log(-37f
A
4kT
2
11 f2
(a)
logf
f
noise
Att)
thermal noise
1/f noise corner
(c)
log f
(b)
Figure 2.3. (a) Thermal noise. (b) Flicker noise. (c) Overall response.
log f
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Noise Analysis in CMOS Circuits
Consider the three-stage operational amplifier represented in Figure 2.4. Each
block represents a single gain stage of the amplifier. The first stage is a differential pair
followed by single-ended gain stages. In Figure 2.4(a), note that each stage is modeled
using an equivalent input noise voltage source.
We first find the gains from each noise source to the output Vout as follows:
2 2 , 2, 2, 2 , 2, 2 2 , 2 V out = V nlA 1 A 2 A 3+V n2A 2A 3+V n3-A 3
Similarly for Figure 2.4 (b),
2out
= V
2eqA21 A22 A2 V 3
(2.19)
(2.20)18
V n1
2v eq
Al out
Figure 2.4. (a) Three-stage amplifier with equivalent noise voltage sources at the
input to each stage; (b) equivalent input noise.
whereV2eq eqs the total equivalent input noise of the operational amplifier. Note that gain
stagesA2and A3 are considered to be noiseless in Figure 2.4(b). Finally, equating and
solving gives
2 2
2 V n2 V n3
V
2
eq= V n1+ ±2 2
A AA 2
(2.21)
(2.21) illustrates an important design consideration: The noise of succeeding stages is
reduced by the gain of the preceding stages when referred to the input.Thus, the
dominant noise source is usually the first stage of the amplifier. The remaining noise
terms are negligible if the gains of the first and second stages are large. For first-order
noise analysis, one needs only to analyze the noise of the input stage of an operational
amplifier.
In this thesis, design emphasis is on achieving high-gain and high-speed. It was
decided that a differential folded cascode pair (Figure 2.5) be used for its high-gain [5].19
Note that each transistor has been modeled with an equivalent noise voltage source.In
the following we assume perfect matching between all transistor pairs.
Due to amplifier symmetry, we need only analyze a differential half-circuit of the
amplifier and multiply the results by two. We can start by finding the output conductance
of this stage given by
(gds4+ gdsl) X gds6+gds8X gds10 gout
gm6 gm8
(2.22)
We then find the gains from each noise source to the output node, v 1. For the gain from
v,z1 to voi ,
Vol
vnl
gml
gout
(2.23)
Next, for v,z4, notice that M4 is in the common-source configuration, and the load of the
amplifier is the load of the cascode stage. So, the gain from vn4 to vo1 is
V02
M9
M7
M5
vn 11
0-0-1
-40
M 1 1
V n2 L, v.,
0-0-1M2 M1
-41* g m2 Vn 2
V n3
731-0-0
V n10
.11111,
o-0-1M10
V n8
0-0-1[1148
V n6 0 Vol
M6
g m 1 Vn 1
V n4
M4
--0.-
Figure 2.5. Fully-differential folded cascode input pair with noise sources.Vol
vn4
gm4
gout
(2.24)
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Next, for vn6, notice that M6 acts as a source follower. The current through M6
is then equal to the voltage at the source of M6 multiplied by the conductance at that
node. Thus,
1M6= vn6 X (gds1gds4) (2.25)
Finally, the gain from vn6 to v01 is the current divided by the conductance seen at the
output node given by
vol
vn6
gds1+ gds4
gout
(2.26)
Following the same discussion, the gain from vn8 to v01 can be inferred from (2.26)
except that there is no additional branch for current to split, from M8 to be
Vol
vn8
gds10
gout
(2.27)
Lastly, the gain from vn/0 to v01 can be found in the mannersimilar to equation (2.24)
and can be written as
Vol
Vn10
gm 10
gout
(2.28)
Regarding the gain from vn11 to v01, note that vn11modulates the bias current of
Ml l which is split equally into two equivalent branches. Hence, this noise is a common-
mode signal which can be neglected. Combining the results from above, the equivalent
noise power at the output node can be written as
2 1 22 22 22
2 2 2 2
2 )(2.29) voi = kgm 1 Vn 1 + gm4Vn4(gds1gds4) yr:6gdslOVn8 4- gm 10Vn 10
gout
The noise at the output node can be referred back as an equivalent input noise voltage21
powerve2q,by dividing (2.29) by the overall gain from vn1 to v01 given in (2.23) as
2 ,2 2 2
2 2gm4 2(gds1+gds4)2gd10 2gm10 2
Veq = Vn1+-2--Vn4-1- 2 Vn6-I---27Vn8-r2Vn10(2.30)
gm i gmi gmi gmi
Note that all terms with gds in the numerator can be neglected since gds << gm,and ve2
can be simplified to
2 2(gm4 2 2gml0 2 2
Veq = Vnl+, V nn4+ 10
`bni 1 6 ml
(2.31)
For the usual DC biasing of this circuit in a typical design,
gm4 = 2 x gmi (2.32)
and
gmio'gmi
Hence, (2.31) can be simplified to
22 2 2
V eq = Vnl+ 4Vn4 + Vnio
(2.33)
(2.34)
For the thermal noise power spectral density of the amplifier, we make the substitution
2
Vth (2)= 8kT 4kT
Of 3gm)3gm
into (2.34) resulting in
(2.35)
2
Veq8kT ( 132kT (1 8kT116k7fi) + (2.36)
Af3 \gmi 3gm1)3 \gm1 ml
As can be seen, the thermal noise spectral density is determined by gmi. In other
words, gm I should be made as large as possible to minimize thermal noise taking into
account the stability and power consumption of the overall amplifier.
Considering flicker noise which dominates at low frequencies, we substituteinto (2.31) resulting in
and
gm = g.(i-34, (2.37)
22 y/Dio y
V eqv n1+(/L)1XIDij
vn4+ (W/L)i AIDiJV n10(2.38)
The following assumptions can usually be made as mentioned earlier:
1D4= 21D1
I D10=7 1D1
Substituting (2.39) and (2.40) in (2.38), we get
2 (
4v+
0V/L)4Yi 2 CX(W/L)10)v--2
V= Vn1+2(w/L)in (W /L)1n10
Now, substituting the spectral density formulation of (2.16) into (2.41),
2
1 2LiKfn LiK fp
Of
v eq
2C2 xf W21W iL4W 4 W iLloW
(2.39)
(2.40)
(2.41)
(2.42)
(2.42) can further be reduced by making the assumptions mentioned earlier as
and
resulting in
W4= 2W1
W10= W1
2
1 11
v eq 1[K./4iL1Kfn f 2CO2xfw I- lip L10 /inL'Llj-1
(2.43)
(2.44)
(2.45)
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From the above equation, flicker noise can be improved by increasing W1, L10,
L4.However, in multi-stage operational amplifiers we would like to maintain as short23
channel lengths as possible (i.e. L1=L4=L10) to obtain high speed performance. High
gains can be achieved by cascading gain stages and thus, noise improvement can be
achieved by increasing W1.
Noise due to Miller Compensation Networks
In the previous section, we showed that the input stage contributes appreciably to
the equivalent input referred noise.The noise performance is related to the input
transconductance according to (2.36) and (2.45). An interesting expression for the noise
of a Miller compensated amplifier follows from the observation that to maintain a
constant unity-gain frequency, the transconductance of the input stage must be
proportional to the Miller capacitance. This implies a relation between the noise of the
circuit and the value of the Miller capacitor. To keep the frequency compensation
optimal, increased Miller capacitance must be accompanied by higher input stage
transconductance. A more detailed analysis is performed in Chapter 4.
Regarding noise performance in feedback circuits (i.e., unity-gain feedback),
there are two separate approaches. The first is to estimate the effect of feedback on the
signal-to-noise ratio of the circuit, and the second is to determine the effective load
capacitance seen by the input due to the feedback configuration.Figure 2.6 shows the
Bode plots of the amplifier. The overall unity feedback configuration reduces the output
noise of the circuit. The gray area now presents the total output noise reduction factor of
the unity-gain amplifier due to the frequency-dependent loop gain T(co). However, the24
feedback gain is reduced as well, meaning that the output signal to noise ratio does not
improve with feedback for the overall circuit [1]. The input stage carries the smallest
signals which are most easily corrupted by noise, while the large signals in the output
stage produce the greatest distortion contributions as we review in the next section.
2.2 Distortion Analysis
Active devices are not linear and thus account for distortion of the output signal.
Although linear network theory does not apply to these types of circuits, we can obtain
workable results using it for many amplifier circuits.
In the past, several standard input test signals have been defined. By taking the
ratio of the desired and undesired output signals, distortion figures that are measures of
non-linearity can be obtained. Two of the most important figures are harmonic and
intermodulation distortion. Harmonic distortion relates to a single sinusoidal input and
C.7
Open-loop
Loop-gain T(a ))
Unity-gain (closed-loop)
U
Frequency (Hz)
log f
Figure 2.6. Unity-gain Bode plot showing the noise reduction due to the loop gain
in a two-stage Miller compensated amplifier.25
its effect on the output. Intermodulation distortion relates to a two tone sinusoidal signal
applied to the input.
Harmonic Distortion
Applying a single sinusoid to a non-linear circuit results in a spectrum that
consists of a peak at the fundamental frequency plus several higher order components.
The fundamental frequency corresponds to the ideal output signal frequency, while the
higher order harmonics account for the harmonic distortion. The ratio of the total energy
in the harmonics to the energy present in the fundamental signal defines the total
harmonic distortion, THD. If the amplitude of each of the components of the output
signal is al, a2 , a3 ,...where ais the amplitude of the fundamental frequency, then
THD is
THD
Toobtain the output non-linearity
transfer function around a quiescent
transfer function can be presented
We can expand (2.47) in a Taylor
wheref(EiQ)can be written as
E=E+(E.E,) 0E0Q
15"
as
series
E0Q
dE0
Ala 22+a23+ (2.46)
expansion of the
Suppose that the
(2.47)
as
(2.48)
Ei= EiQ
(2.49)
= al
of a circuit, a Taylor series
operating point is performed.
E0 =f(Ei)
about the quiescent point
=f(EiQ)
2 (EiEi02dE0
dEi 2! dE
2i
Ei= EiQ
We can also express (2.49) as26
E0 = E0Q + A1(Ei-Ei0+ A2(Ei-EiQ)2+ (2.50)
The constants, A1, A2,... follow from the differentiations of the analytical function. In
the case that no analytical description is available, a simple curve fitting procedure
readily establishes the polynomial coefficients.
Now, suppose that a sinusoidal input signal around the quiescent point EiQ is
applied to the system as
Ei-EiQ = ticos cot (2.51)
Substituting (2.51) into (2.50) results in
E
1 -E=(-A E2+-
3
A o OQ 84E4+
- 3 +
1L +
3-A
3E. +...)coscot
- 2+2
1
A +(-AE -E4.
2 4+.)cos2cot
+E1- 35-3 .A,E. +A E. +...)cos3au
4 165I
Furthermore, (2.52) can be rewritten as
E0-E0g, = ao + ai cos wt + a2cos2o)t + a3 cos Rot +
(2.52)
(2.53)
where the constants al,a2 , a3 ,... represent the amplitudes of the harmonic components
of the output signal. We can also determine the amplitude of the harmonic components
as a function of the input signal amplitude. The term a() indicates a DC offset introduced
by the non-linearity of the transfer function. The term depends solely on even-order
harmonics which non-symmetrical transfer functions introduce. When the transfer
function is not symmetrical around the quiescent point, the average value of the output
signal shifts away from the quiescent output value E0.Substituting the constantsal, a2, a3,...of (2.53) into (2.52) results in
HD2 =
1 2
(7,A2Ei+ +...) a2 x-,^A2 =
al
+ ..l)-
a3
(1
A
5AE.
,s 3-, +... 4 3Ei
3
+
16 ,,2 (A3
HD3 = =
E iL4A ) al(Aiti+ +...)
(2.54)
(2.55)
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Where HD2,HD3, representthe fractional harmonic distortion figures in the output
signal. Again from (2.52), the total harmonic distortion is
THD = 4IHD22+ HD23+ (2.56)
Intermodulation Distortion
Intermodulation distortion (IM) is measured by inputting a signal that consists of
two sinusoid of different frequencies and possibly different amplitudes. Due to the
mixing effects, the non-linear amplifier will generate many frequency components at the
output.
There are many definitions of intermodulation, but we use the definition with one
input to be at the low frequency with high amplitude, and the other at high frequency and
low amplitude.The usual ratio of their magnitudes is 4:1 [1]. Also, another common
test is to apply two equal amplitude tones.Assuming that the input at the lower
frequency is denoted by coa, and that higher frequency by ffib, the output power spectrum
has components at
0)a, 2'Roa,
(1)b, (a)b± °)a), (°)b-± 2°)a), (2.57)
The first line in (2.57) denotes the harmonics of coa which can usually be removed by a28
low-pass filter. The second line denotes intermodulation products.
The analysis of intermodulation distortion follows from a similar analysis as for
harmonic distortion. The input signal is
Ei = Ea COSCOa+ EbCOSCOb (2.58)
where Ea is the amplitude of the low frequency signal and Eb the amplitude of the high
frequency signal. Substituting (2.58) into the Taylor series of (2.50) and performing a
binomial expansion, we obtain the intermodulation products as:
Eo = AiEbCOS(ObA2.-EbCOS(C0b± (a)
^ 3A3E
2aEb
4
cos (cob ± 2coa) + (2.59)
From the above equation we can now define the intermodulation distortion in a
fashion similar to the harmonic distortion given in (2.54) and (2.55).
A2tatbA2Ea
1M2= 2 = 2
A1Eb Al
3A3Ea2 kb3A3Ea
2
IM3= 2 =
4A1Eb 2A1
(2.60)
(2.61)
We will neglect higher order IM products as they are usually small in comparison to IM2
and IM3.
The factor 2 in (2.60) and (2.61) accounts for the two identical intermodulation
products below and above (ob.Analogous to the total harmonic distortion, we can
express the total intermodulation distortion as
IM =,Ial22+im23+ (2.62)29
Distortion due to Miller Compensation Network
An important aspect of Miller compensation is that it employs local feedback to
shape the frequency response in such a way that the amplifier behaves as a one-pole
response up to the unity-gain frequency. This suggests that the amplifier is stable and the
non-linearity of the amplifier is reduced due to the loop gain.
Assuming that all other components are ideal, the non-linearity of active devices
determines distortion. In a multi-stage environment, the internal stages do not have large
swings which results in lower distortion. The output stage drives the highest levels
usually limits distortion performance in the circuit.
Figure 2.7 shows the Bode plots of the open-loop and unity-gain closed-loop
Miller compensated amplifier. The overall loop gain T(0)) reduces the distortion of the
circuit. Clearly, loop gain contributes to lower distortion which is another motivation for
multi-stage operational amplifiers.
CD
Closed loop
11/1.&
Unity-gain (closed loop)
Frequency (Hz)
log f
Figure 2.7. Bode Plot of the distortion reduction due to the local feedback
in a two-stage Miller compensated amplifier.Dynamic Range
Dynamic range is another measure of system performance determined by
DR=IV in(max)I
V in, noise(RMS)
(2.63)
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where Vin(max)1 is the maximum input voltage at a specific distortion level (e.g. THD.--
40dB) and Vin,noise(RMS)is the equivalent RMS input noise voltage.31
Chapter 3.Frequency and Transient Response Considerations
An important aspect of successful amplifier design is system-level modeling of
an equivalent transfer function to analyze stability and performance. This chapter begins
by reviewing stability criteria and associated quantitativemeasures. The relationship of
these measures for achieving maximum frequency and time-domain performanceare
discussed.
Operational amplifiers are usually used in a negative feedback configuration.
Hence, it is essential to characterize the open-loop transfer function of the amplifier to
assure adequate stability, and to predict the amplifier closed-loop response.
This chapter explores the design goals required for an operational amplifier to
achieve maximum performance when subjected toprocess, temperature, and voltage
variations. Two-, three-, and four-stage operational amplifier modelsare developed in
the form of transfer functions. Past studies performed to understand the performance
characteristics of two-stage amplifiers are extended to understand multi-stage
operational amplifiers.
Optimum compensation of an operational amplifier is one of the most difficult
aspects of design, especially when considering process, temperature, and voltage
variations.That is perhaps why multi-stage operational amplifiers were seldom
considered viable in the past. However, the systematic approach presented here enables
the design of robust multi-stage operational amplifiers.32
3.1 Open-Loop Frequency Response
Stability Analysis
Stability is achieved if and only if all poles of the system transfer function reside
in the left half of the complex s-plane. Apart from that, it is also necessary to ensure
stability when the amplifier is subjected to process, voltage, and temperature variations.
The need to maintain sufficient stabilityis based on bandwidth and accuracy
requirements of feedback amplifiers.
It is essential to characterize the open-loop frequency response of the operational
amplifier prior to applying feedback for several reasons.In the open-loop transfer
function, the positions of the poles are readily determined since the transfer function can
be presented in a factored form. However, when feedback is applied to the amplifier, the
positions of the poles versus return ratio can be determined by applying root locus theory
to the closed-loop transfer function.Fundamental to the analysis of stability is the
Nyquist stability criterion which examines phase and magnitude of the open-loop
frequency response.
Nyquist Stability Criterion
A system is said to be unstable if for any frequency where the loop gain is greater
than or equal to one, the excess loop phase shift is greater than 180°.
Gain and Phase Margin
It is inevitable that variations in temperature, process parameters, and voltage
occur in integrated circuits. This may cause the operational amplifier to become unstable33
if certain stability margins are not satisfied. Thus, it is desirable to have a measure of
stability to maintain robust operational amplifier design. The Nyquist criterion yields
just such quantitative metrics; the gain and phase margins as shown in Figure 3.1.
Implicit in Figure 3.1 is the question of how much feedback can be applied with
a given set of physical components. Active devices exhibit a certain amount of phase lag
at high frequencies [1] which accumulates when a number of gain stages are cascaded.
Hence, cascading stages to increase gain simultaneously reduces the phase and gain
margins of the circuit which implies a trade-off between gain and bandwidth.
(b)
Figure 3.1. (a) Three-stage amplifier. (b) Frequency response of a stable opera-
tional amplifier in terms of the phase and gain margins.34
The optimally compensated amplifier realizes gain ao across bandwidth coo
while optimizing the phase margin for fast settling times. At high frequencies, capacitors
in integrated circuits (intended or parasitic) determine the maximum bandwidth
obtainable as shown in Figure 3.1.Furthermore, at high frequencies, the frequency
response depends only upon the capacitors without regard to resistors. The maximum
obtainable bandwidth can be determined to the first order by multiplying the pole
frequencies of each gain stage in the signal path. For example, for a three-stage amplifier
as shown in Figure 3.1(a), the maximum frequency can be written as
aognii gm2gm3
=
c3 C L1C L2CL3
(3.1)
In terms of a Bode plot, (3.1) results in a -60dB per decade slope at tic. We solve
for cot, knowing what the gain should be unity at that frequency:
a0g ?nig m2g m3
C L1C L2 C L3
(3.2)
The results described above can be applied to N stages. With N stages, the upper
limit for the frequency response is 20N dB. This value relies on the assumption that the
amplifier is ideal, meaning that the feedback network or any other part of the circuit does
not introduce any additional poles and that there is no attenuation for high frequencies.
At high frequencies, the phase lag of the Nth order asymptote approaches 90N° [1].
Optimal Frequency Response for Integrated Amplifiers
As integrated circuit technology improves, it becomes easier to achieve high
performance at high frequencies. In terms of production, we must realize that optimally
compensated amplifier may be sensitive to parameter variations. Changing operational
amplifier parameters such as the load, transconductance, etc., can change the behavior of35
the design. The important demands for an optimal operational amplifier frequency
compensation are:
1. Absolute stability with sufficient phase and gain margins when subjected to
variations in the load, compensation network, or other circuit parameters.
2.As high an open-loop gain as possible to cover a wide spectrum of high
accuracy applications.
Without knowledge of a specific application it is wise to design operational
amplifiers to have as much gain and bandwidth as possible. High open-loop gain at low
frequencies implies high settling accuracy which is often desirable.
Another guideline is that additional poles and zeros are highly undesirable in the
open-loop transfer function, especially if pole-zero cancellations are imperfect. The
resulting doublets prolong settling time to be much longer than expected judging from
the bandwidth. This restricts the applicability of the amplifier in circuits where settling
is of prime importance or in applications where environmental variations are present.
Looking at Figure 3.1 closely, the maximum DC gain is determined by the
number of stages in the circuit. Above the corner frequency (00,the gain decreases at a
-20 dB/dec. The total phase shift at low frequencies is 90° which means a phase margin
of 90°. At some frequency (or.,the gain curve decreases at a faster rate due to the
remaining poles in the amplifier. At that point the desired gain is higher than that of the
transistors capable of driving into their own parasitic capacitances [1].
However, since a phase margin of 90° is more than sufficient, a good design
technique is to increase the unity-gain frequency (0,, such that an acceptable phase
margin less than 90° is achieved.36
Conditional Stability
Figure 3.2 shows the case of a conditionally stable amplifier. The dashed line
represents the absolutely stable amplifier shown in Figure 3.1 and the solid line
represents the conditionally stable amplifier. In the case of the dashed line, cou and Coo
are proportional to gain A in dBs of the amplifier by
wu= o.)ox Ao (3.3)
or
03
wo= Ao (3.4)
This linear characteristic of equation (3.3) represents gain bandwidth product
which relates to a single pole response witha -20 dB/dec roll-off. In the case of the solid
line in this example, there are three poles at frequency 0.)0,followed by two zeros just
above the 0 dB frequency 0.)u.As a result, the Bode plot rolls off with a slope of -60 dB/
Figure 3.2. Frequency response of a conditionally stable amplifier.
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dec, but after the two zeros it crosses the 0 dB axis ata -20 dB/dec roll-off. Although the
phase shift becomes greater than 180° at certain frequencies in the passband, the phase
margin requirement at unity gain is met. This operational amplifier response will have
slow settling times because of all the pole-zero doublet pairs that are present in the pass-
band. In general, such type of behavior is highly undesirable.
This type of operational amplifier could possibly be used for certain applications
nevertheless. For example in audio amplifier, the useful band is limited to about 20 KHz
and a high loop gain due to multi-staging with conditional stability could be useful to
achieve low distortion figures.
3.2 Closed-Loop Frequency Response
Feedback Amplifiers
This section discusses operational amplifiers in closed-loop configurations and
shows how they must be compensated to ensurestability and good settling
characteristics. Before discussing compensation techniques, some properties of closed-
loop feedback amplifiers will be reviewed.
Figure 3.3 represents feedback circuit in which A(s) represents the open-loop
transfer function of the amplifier and 0(s) represents the feedback transfer function. The
fed back signal is subtracted from the input signal, and the resulting error signal is
applied to the forward amplifier. For a negative feedback configuration, the closed-loop
transfer function is
A(s)
=1+13(s)A(s)
Neglecting frequency dependent terms for simplicity gives
(3.5)A ACL=
1 +
38
(3.6)
The term To= 1324is called the loop gain and is presented in Figure 3.4.Negative
feedback is less to reduce the DC gain by ( 1+ To) and increase the bandwidth by the
same factor. Figure 3.4(b) represents the simple pole-zero root-locus versus To. As the
closed-loop gain is reduced, the dominant pole P1 moves to correspondingly higher
frequencies resulting in increased bandwidth.
Another way of representing at the open-loop transfer function
A(s) =Z(s)
P(s)
(3.7)
where Z(s) and P(s) correspond to the zeros and poles of A(s), respectively. The closed-
loop response becomes
Z(s)
P(s) Z(s) AcL(s)
[3Z(s)f3Z(s)+ P(s)
P(s)
(3.8)
Note that the closed-loop poles are determined by both the open-loop poles and
zeros. The analysis motivates the use of gain and phase margins as stability metrics. In
Vin (s)
Figure 3.3. Block diagram of a negative feedback system.
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most cases, the unity-gain configuration ( (3 = 1) is chosen to determine performance
since it represents the worst-case for stability. In other words, 13= 1 corresponds to the
minimum phase and gain margins specified. It is also important to examine performance
with 13 > 1.
Transient Response
The transient response and settling-time performance of integrated amplifiers are
important design parameters. For example, in switched-capacitor circuits, the charge
from one or more capacitors must be transferred to a feedback capacitor within half a
clock period. The settling time is the time needed for an amplifier to reach a specified
percentage of its final value for a step input.
The settling time response consists of two components: linear and nonlinear
settling.Figure 3.5 presents the unity-gain linear and nonlinear settling time
characteristics. The linear settling-time portion is due to the finite unity-gain frequency
and phase characteristics of the amplifier; it sets a minimum value for the overall settling
time. The non-linear settling time is due to slew-rate limiting and is strongly dependent
Figure 3.4. Frequency response of a one-pole feedback amplifier. (a) Magnitude plot.
(b) Root-locus plot.40
on the output step size.In this chapter, only linear settling time is considered by
modeling the amplifier with finite gain and bandwidth. From Figure 3.5, it can be seen
that the final value or the settling accuracy of the amplifier is
SA = Vpk- pk(jA (3.9)
0
where A0 is the open-loop voltage gain. Another way of specifying the settling accuracy
IV
0
(a)
Figure 3.5. (a) Unity feedback configuration. (b) step response of the amplifier.
is to note that each binary digit in a digital system is equivalent to 6 dB. The equivalent
number of bits of gain accuracy can be determined as
B
A0(dB)
6dB/bit
(3.10)
For example, 120 dB DC gain corresponds to 20 bits of gain accuracy. The maximum
settling accuracy can be defined asSA = V(11) P P2 )
(3.11)
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From Figure 3.4, we saw the frequency response of a one pole amplifier with the
corresponding phase margin of 90°.Since its characteristic root is at s = P1 the
system is stable and has an exponential time response; the steady-state term is inversely
proportional to gain. The linear settling time associated with this amplifier is related to
the dominant RC time constant multiplied by the loop-gain. To determine settling time,
consider a one-pole transfer function:
ao
a(s) =(
(.1)
1)
P
Evaluating (3.12) in unity-gain= 1), we get
A (s) =
(20
s+ (1 + ao)
cop
Applying a unit-step input to (3.13), we obtain
1 1 ao Ki K2
s
A ( s ) = =
ss+ (1 + ao) s s+ (1 + ao)
wp
yout(s)=
The associated time response of (3.14) is
1(1 + ao)t
V out(t) = K 1U(t) K 2e
(0
(3.12)
(3.13)
(3.14)
(3.15)
Equation (3.15) represents an exponential natural response with a time constant inversely
proportional to the unity-gain frequency cou.42
3.3 Operational Amplifier Transient Modeling
In the previous section, we considered basic settling time and DC accuracy
characteristics of a one-pole amplifier. In this section, we higher order systems which
leads us towards modeling multi-stage amplifiers.We begin by reviewing some
characteristics of second-order systems [7]. If first- and second-order systems are well
understood, the behavior of higher-order systems follows.
Consider the following second-order transfer function
N(s) b1 sb0 T(s)=
D(s)s + a s + a0
(3.16)
The denominator D(s) of T(s) is the characteristic polynomial whose roots must all lie in
the left half-plane to force the natural response terms to decay to zero. Both a() andal
must be greater than zero for stability. D(s) can be presented in factored form as
with roots
D(s) = s2+a1s +a0 = (s + s1)(s + s2) (3.17)
Sp S2 =
2
a1 ±j(al4a0)
2
(3.18)
Overdamped Response
If sand s2 are real and distinct, the output response to an applied step input
can be written as
KiK2 K3
Vout(S) =
S SS
1S
(3.19)which in the time domain corresponds to
V out(t) = K 04(0 + K2e
-s
+ K3e
-s2t
(3.20)
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From (3.20) it is evident that the exponential term with the larger time-constant
(lowest frequency pole) dominates the settling time.
Underdamped Response
If the roots of D(s) are complex conjugates
si, s2 = a± jco
thus the transfer function can be writtenas
(3.21)
b+ bo b+bo bis+bo T(s)=
S + ais + ao(s + aj(0)(s + a + jo))(s + a)2 + 0)2
corresponding to an output response of
Vout(t) =u(t)[Ke-atcos(wt+ 0)]
(3.22)
(3.23)
Underdamped second-order systems have a natural response that is described by
a frequency of oscillation co and an exponential constant a.For an underdamped
second-order system, a more useful form uses the undamped natural frequency0,),, and
the damping ratio :
s2+ ais + ao = s
2
+ 2 (i)riS +W2
The quantities above are related as
and
(3.24)
a = (3.25)
CO =0.111/11c2 (3.26)44
For C between 0 and 1, the characteristic roots lie in the Left-Half Plane (LHP)
on a circle of radius con centered at the origin as shown in Figure 3.6. For C = 0 the
roots are on the imaginary axis, and for C = 1 both roots are on the negative real axis.
The undamped natural frequency con is that at which oscillations would occur if C were
zero. The damping ratio is related to the damping angle 41)in Figure 3.6 by
= cos (1) (3.27)
Two-Pole Amplifier Response
In this section, we explore the behavior of the second-order transfer function
applied to a two-stage amplifier compensated using only a capacitor rather than an RC
network. Later, the effects of using RC compensation will be studied. From the previous
discussions, we know that a single pole response gives a 90° phase margin which is more
than sufficient for stability. By introducing a non-dominant pole, we can shape the
(a)
Im
= 0.707,e
r.
=0
Re = 1 (1) = 45°
(b)
Re
Figure 3.6. (a) Second-order system parameters. (b) Damping ratios corresponding
to various root locations.45
frequency response to achieve the desired phase and gain margins and minimum settling
time.
We will first model the amplifier as a two-pole system knowing the open-loop
gain and unity-gain frequency, the dominant pole frequency can be determined.
Furthermore, by varying the non-dominant pole in the vicinity of the unity-gain
frequency, the characteristics of the amplifier in terms of phase margin, gain margin, and
settling time can be explored. This analysis will also help us visualize the movements of
poles and zeros with respect to amplifier characteristics in the open and closed-loop
configurations.
The open-loop transfer function of a two-stage amplifier is
a(s) =
+1) (.1+1)
ac,
(3.28)
where ao is the low-frequency gain (V/V), pd, and Pn are the dominant and non-
dominant poles, respectively. According to the Bode plot of Figure 3.1 and equation
(3.3), in a one-pole system the unity-gain frequency is proportional to the dominant-pole
frequency and the finite gain of the amplifier
fu= fdxA (3.29)
Or
.f
u
0
d
Equivalently, the gain is related to a dominant pole frequency as
f
d
10A(dB)/
20
For example, if a bandwidth of 100 MHz with a gain of 120 dB is desired, the dominant
pole of the amplifier must be placed at 100 Hz.
The unity-gain transfer function corresponding to (3.28) is
(3.30)
(3.31)A(s) =
a0
S2+S(-1+1 )+0+ Pao)
PdPnPd Pn
(3.32)
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We can study the effects of the non-dominant pole on the characteristics of the
amplifier using (3.28) and (3.32) in MATLAB simulations [8]. By fixing the open-loop
gain and the dominant pole frequency with respect to fu, we can vary the non-dominant
pole frequency and observe the characteristics of the amplifier. When the non-dominant
pole approaches of the s-plane, a 90° phase margin or a one-pole response is
observed as expected.Since the transfer function in (3.32) is of second-order, the
simulated unity-gain frequency is less than the exact frequency calculated from (3.29),
but it approaches exponentially the desired frequency as Pn--00.
The analysis can be made more general by normalizing the settling time and the
unity-gain frequency to the time constant associated with the desired unity-gain
frequency. We can express the normalized settling time as
where
Ts
Ts =
nT.
T. =
2/Eft,
1
(3.33)
(3.34)
The location of the non-dominant pole can be normalized to the desired unity-gain
frequency as
Pnf= (3.35)
Figure 3.7 shows the results of MATLAB simulations of (3.28) and (3.32) for
gain accuracies of a0=120 dB and fu=100 MHz. For more accurate results based on
minimum settling time refer to Appendix A. Figure 3.7(a) shows normalized settling
times for 0.0001%, 0.001%, 0.01%, and 0.1% settling accuracies which correspond to47
120 dB, 100 dB, 80 dB, and 60 dB gain accuracies, respectively. Note that the settling
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Figure 3.7. Two-pole operational amplifier for 0.0001%, 0.001%, 0.01%, and 0.1%
settling accuracy. (a) Settling time.(b) Phase margin. (c) Gain margin. (d) Unity-
gain frequency. (e) Settling time as versus of phase margin. (f) Unity-gain frequency
versus of phase margin.48
time at first decreases as the non-dominant pole Ian moves towards higher frequencies,
and that there is an optimum settling time with the non-dominant pole Pn between
3.3 xfu and 3.8 xfu; according to Figure 3.7(e), the corresponding optimum phase
margins lie between 73° and 76°. Also, note that beyond the optimum points, the
settling times increase and approach one-pole responses as fii/f >
Figure 3.7(b) shows the unity-gain phase margin versus location of the non-
dominant pole. As it moves to higher frequencies, the phase margin approaches 90°.
Figure 3.7 gives important results in for the phase margins and needed to obtain
minimum settling times. Note that since the maximum total phase shift of a two-pole
system is 180°, the gain margin is infinite as seen in Figure 3.7(c).
Note from Figures 3.7(d) and (f) the normalized unity-gain frequency does not
reach the desired f but approaches it exponentially as fn/ fu---->00. For example, for
a 75° phase margin, the measured unity-gain frequency is only about 0.96 xfu.
One should also notice that as we increase the settling accuracy, it takes longer to
settle which depends on the damping factor. Increasing the damping factor results in
higher phase margins at higher accuracy levels. From Figure 3.7(e), we can see that the
phase margin for the optimum settling at 0.0001% is a higher than for 0.1% accuracy [9].
It is important to consider the movement of the poles after closing the feedback
loop. We saw from (3.8) that the poles of the open-loop transfer function are added to
the numerator zeros multiplied by the return ratio p. Figure 3.8(a) shows the root-locus
versus 13 which corresponds to the pole-zero locations before and after feedback. Note
that as the closed-loop gain is reduced for to 1 values between 0 to I,the poles of the
amplifier form a complex conjugate pair.
Figure 3.8(b) shows the step responses for 52°, 65°, 72°, and 76° phase
margins, and corresponding damping ratios of 0.5, 0.707, 0.87, and 1.00, respectively.49
Combining Figures 3.7 and 3.8, we can understand the transient behavior of a
compensated two-stage operational amplifier. However, it is important to note that the
behavior of the two-stage amplifier has been idealized. We have not yet considered the
use of RC compensation and the pole-zero doublet usually associated with it. Later on,
we will review the effects of doublets on settling characteristics.
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Figure 3.8. (a) Root-locus plot. (b) Step response for various damping ratios.50
Three-Pole Amplifier Response
Two-stage amplifiers are well known and their characteristic responses have been
published. In this thesis, we wish to compare multi-stage amplifier performance to that
of the two-stage amplifiers.
We will initially assume that the amplifier is compensated with a single-pole
response to unity-gain. A pole placement model that will be used for the three-pole
amplifier is drawn in Figure 3.9; pd is the dominant pole, pni,and pn, are a complex
conjugate pair formed from to the non-dominant pole and the pole associated with the
RC compensation network. Chapter 4 will describe these pole-zero formations in details
In Figure 3.9, the dominant pole is placed according to the DC gain and desired
4
(2
P n17P n2
>r<
"4111-1 f
12
I fu
I Desired
Frequency
P nl, P n2
Im
Pd
Figure 3.9. Three-pole system open-loop pole-zero plot.
Re
unity-gain frequency. Important factors in Figure 3.9 are the distances represented from
the complex pair to f u; namely, f1 and f 2 as shown. f 1 represents the real axis distance
normalized to fu, and f2 represents the imaginary distance also normalized to fuin the
simulations.51
Begin by considering the open-loop transfer function of a three-pole amplifier
a(s) =
a0
(piS 1Xs--4-1)
d n1 P n2
(3.36)
where pniand p are a complex conjugate pair. (3.36) can also be written as n2
a(s) =
a0
2 s s sr 1 +1
Pd Pn1Pn2 Pn2)
Multiplying the roots in (3.36), we get
a(s) =
a0
(3.37)
dnin2 n1n2)nl" n2 dnl n2
S 1)
S3
P P
s2(
U;.
( 1
P
1 ) 1 1 1 1
(3.38)
Now in a negative feedback configuration, (3.38) becomes
A(s) =
a()
3 s2r 1 ( 1 1 1)..f_sr_1 1 1
)4.(
P dP iPn2 P n2)Pn1Pn2) dPnlPn2)
(3.39)
Using (3.38) and (3.39), we can study the effects of the complex conjugate pair
by simulating in MATLAB for 13= 1. Simulations are performed for constant a0 and
fu; pd is determined using (3.29).As before, the settling times and unity-gain
frequencies are normalized with respect to fu.
The three-pole response gives a two variable simulation; namely, f1 and f2.
First f is varied over a range proportional f
uwith f2 constant. Next, f2 is varied with
f constant.52
The characteristic responses of the three-stage amplifier are shown in Figure 3.10
for 0.0001% settling accuracy. The plots for 0.001%, 0.01%, and 0.1%are similar except
for a shift in settling time and are not shown here. For minimum settling times for
0.0001%, 0.001%, 0.01%, and 0.1% accuracy, refer to Appendix B. Note in each figure
that there are five traces. Since the three-pole response isa two-variable system, f1 is
placed on the x-axis, and five values of f2 ; namely, correspondf21, f22, f23, f24, and
f 25. f2 corresponds to imaginary component and is normalized fu simulated with the
following ratios
and
f21 = 1.0xfu
f22 = 1.5 xf
f23 = 2.0 x fu
f24 = 2.5 xf.
f25 = 3.0 x fu
(3.40)
(3.41)
(3.42)
(3.43)
(3.44)
We can analyze Figure 3.10 to determine the effects of the relative positions of
the complex conjugate pair on the desired unity-gain frequency fu.Figure 3.10(a)
presents the settling time versus normalized f1 and f2 values. Note that the optimum
settling time associated with each 12 value is different and tends to occur at lower f
values as f2 is increased. However, when f2 is approximately greater than 3f.,the
settling time curve does not have a global minimum as in other cases. Also, we see that
the minimum settling time associated with it is at least 1.6 time constants greater than
other global minimum settling times. This tells us that if 12 becomes too large, we
cannot achieve fast settling times. By looking closely at Figure 3.10, the optimum value
of f2 is equal or less than f24= 2.5 x fu .Refer to Appendix B for more detailed53
results. Note that for this particular frequency on the jo axis, the minimum settling time
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Figure 3.10. Three-pole system for 0.0001% accuracy. (a) Settling time.(b) Phase
margin. (c) Gain margin. (d) Unity-gain frequency. (e) Settling time as versus phase
margin. (f) Unity-gain frequency versus phase margin.54
occurs with f1 values that are achievable with known compensation topologies. We are
interested in placing the complex poles not too far above the unity-gain frequency fu so
that the associated compensation capacitor does not become excessively large for high
f1 values. If the compensation capacitor becomes large, the gm of the driver transistor
must also increase to maintain a constant gain-bandwidth product.On the other hand,
if the complex conjugate pair is close on the real axis, the f values associated with the
minimum settling time shift towards higher frequencies making it more difficult to obtain
optimum settling with practical capacitor values.
Figure 3.10(b) presents the phase margin as a function of fNotice that for the
f23, f24, and f25 curves, phase margin is large at low f frequencies. For the case of
f25 = 3.0 x fu, the phase margin in Figure 3.10(b) is higher than 70° resulting in an
over-damped response versus f1.
Figure 3.10(c) presents the gain margin (GM) as a function of fit it is an
important stability parameter when the system has more than two poles. As discussed
earlier, the gain margin for a two-pole amplifier is infinite since it has a maximum total
phase shift of 180°. However, for higher-order systems, the total phase shift exceeds
180°, and as a result, we must consider the gain margin. In practice, a minimum gain
margin is 10-12 dB. From Figure 3.10(c), we see that the gain margin traces are identical
for all cases of f2. The value of f2 does not effect the gain margin since it depends only
on the gain of the amplifier when the total phase shift is 180°. Note that for GM>10 dB,
f I must be about 5.2 xfu. From this result, it is essential that f24= 2.5 x fu; the
minimum settling time with the required gain margin is not easily achievable. Another
candidate for minimum settling time with acceptable gain margin is f23= 2.0 xfu.55
We can now see the trade-offs between the settling time and the required gain margin
when using the smallest possible f1 values.
Figure 3.10(d) presents the actual normalized unity-gain frequencyas a function
of f1.For small f1 values, the unity-gain frequency is much larger than f ! Although
this choice also provides a good phase margin,one must be cautious of long settling
times with these low f values.
Figure 3.10(e) illustrates the settling time versus phase margin. We conclude that
while for the case of two-stage amplifiers, the optimum phase margin lies between73°
and 77°, for three-stage amplifiers, the optimum phase margin lies between65° and 72°.
One should avoid phase margins below this range because, settling time increases
dramatically.
Figure 3.10(f) illustrates actual normalized unity-gain frequencyversus phase
margin. It is important to notice that for phase margins between 65° and 72° associated
with fast settling times, the unity-gain frequency approaches its desired valueas was the
case for the two-stage amplifier.Also notice that as the phase margin is further
increased, the plots for different f2 values fold back around the desired frequency.
In Figure 3.9, we considered the locations of the poles of the open-loop transfer
function of a compensated three-stage amplifier. Next, investigate the locations of the
poles in the closed-loop feedback configuration as a function of the return ratio ( (3). We
expect the dominant pole in the two-stage or one-stage amplifier to move towards fu. In
the case of a three-stage amplifier, the separationon the jco axis of the complex conjugate
pole pair determines the pole movements versus 13.
Figure 3.11 defines the general root-locus plot of the three-pole amplifier.
Again, depending on the value of f2,the movement of poles as the gain is reduced is56
significant. For example, in the case where f2= 1.0 x fu, it is clear that as the gain is
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reduced ((3 is increased) the original complex conjugate pair becomes real; as one of the
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poles moves towards higher frequencies and the other moves towards the RHP
eventually meeting with pd to form another complex conjugate pair. Note that the new
conjugate pair is at a much lower frequency than the original pair. It is clear from plots
that if the gain is further reduced, the complex conjugate pairs would eventuallycross in
the RHP resulting in an unstable amplifier.
Figure 3.12 also illustrates the settling behavior for
f2 = 1.0 X fu (3.45)
and
f2 = 2.5 x fu (3.46)
Since for Figure 3.12(a) the complex conjugate pair is fairly close to the real axis,
the corresponding settling time is higher than in Figure 3.12(b). Another important result
from Figure 3.12 is that as the pole separation of the complex conjugate pair increases,
the overshoot decreases and the response becomes increasingly over-damped. On the
other hand, if the separation f2 is too large, the response is over-damped even for low
damping factors.
Four-Pole Amplifier Response
The two- and three-stage operational amplifier modeling can be extended to
model a four-stage amplifier. The details of modeling such an amplifier are discussed in
Chapter 5.For simplicity, we neglect the pole-zero doublet pairs.Furthermore, the
amplifier is assumed to have a one-pole response to the unity-gain frequency. A
compensated singularity model for a four-stage operational amplifier is shown in Figure59
3.13. Compared to the three-pole amplifier model, it contains another poleon the real
Pn3
Pnl, Pn2
4 I f264fiAll'i
Im
4 fu
.11.2 Desired
7
Frequency x
Pnl,Pn2
f3
Figure 3.13. Three-pole open-loop system pole-zero plot.
Pd Re
axis at pn3. In this study, and based on previous results, we assume
f2 = 2.0 x f (3.46)
In this design, new the variable f3 and the effects of it on the characteristics of
the operational amplifier are studied. Similar to the case of the three-pole model, this is
a two variable problem with f2 fixed. The open-loop transfer function of the four-pole
system is
a(s) =
ao
4
4_,53( ( )4_ (1 ))±
P dP niP n2P n3 dP nAPn2P n3)P 7z2P n3U dP ni))
2(
1 1 1 1 1 1 1 1 1
P S(n+ n + n + n + 1
PdrnlPdPn2+P P+
Pn1Pn2 P tarn3) dr n1rn2r n3
(3.47)
and the corresponding closed-loop transfer function isA(s) =
ao
4 ( M 3 1 1 1 1 1 1
PdPn P n2`
+ S
n3r
(
n2P n3)P n2P n3
(
dP n1}+
s2(P
1 1 1 1 1 1 1 1 +
P+P+P
+ + +) 1+
cIr n1 n2P clEn3P n1P n2Pn 2 Pn3) dr n1r n2 n3
(1 + (3ao)
(3.48)
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The analysis begins by assuming f1 is constant, and f3 is varied on the left-half
plane. Next, f1 is changed to a different value and the procedure repeats. The results of
the MATLAB simulations are shown in Figure 3.14.For accurate results based on
minimum settling times, refer to Appendix C.
Note that each plot in Figure 3.14 has six traces corresponding to six different
values of f :
and
f 11 = 1.0x fu (3.49)
f12 = 2.0 x (3.50)
113 = 3.0x fu (3.51)
f14 = 4.0 x f (3.52)
115 = 5.0 x fie (3.53)
f16 = 6.0x fu (3.54)
Note that the values of f beyond 113 have very similar settling times as shown in Figure
3.14(a). The settling time decreases exponentially as f3 approaches higher frequencies
or higher phase margins as seen in Figure 3.14(a) and (e). Note that the settling times do61
not increase as f1 approaches higher frequencies as was shown for two- and three-pole
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models. Note that the simulations were carried out to f1= 8 fu which is difficult to
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Figure 3.15.(a)Root-locus plot. (b) Step response for various damping ratios corre-
sponding to f1 = 5.0 x fu and f1= 2.0 x f63
achieve in real circuits. An important result is obtained from these plots. Note that there
is not much difference in settling times between traces for f1> 2 fu which means that the
complex conjugate pair pn1 and pn2 does not have to be placed at high frequenciesas
was the case in the three-stage design. However, due the increased number of poles, the
gain margin is decreased versus f as shown in Figure 3.14(c). In order to obtain for
higher gain margins, the complex pair and the third non-dominant pole po must be
placed at higher frequencies than was simulated. Note that since we are only varying f1
with f2 and f3 constant, we expect behavior close to a two-pole system. The remaining
simulation results are seen in Figures 3.14(b), (d), and (f).
It is important to see the pole-zero migrations towards the unity-gain frequency
as we close the loop on the amplifier. Since in total, we have four poles including the
dominant pole, we would expect that the poles located on the real axis (pd and po )
would eventually form a complex conjugate pair. Thus, the amplifier would exhibit two
pairs of complex conjugates instead of one as in the two- and three-pole amplifiers. The
corresponding root-locus plot of the four-pole amplifier is shown in Figure 3.15(a). An
important observation can be made regarding the second complex conjugate pair. The
complex conjugate pair forms in the lower frequency range and migrates towards the jo)
axis, whereas the second complex conjugate pair approaches higher frequencies as the
loop gain is reduced. Hence the damping ratio corresponding to the step response in
Figure 3.15(b) is dominated by the lower frequency pair, and the damping ratio
corresponding to the outer pair is close to one. This important result can be obtained by
observing the natural frequency which corresponds to the relative distance between the
pair and the Jo) axis, slow settling times occur when the poles are close to the jo axis.64
Effect of Return-Ratio on Settling Time
As mentioned earlier, the closed-loop response of an amplifier can be written as
AcL(s) =
A(s)
1 + (3(s)A(s)
where 13(s) is the return-ratio. Assuming low frequencies,
A
AcL(s)1 + PA
(3.55)
(3.56)
p = 1 in (3.56) corresponds to the unity-gain configuration of the amplifier, and 13= 0
represents the open-loop transfer function. Most characteristics of an amplifier are
measured either from the open-loop response and/or unity-gain configuration. Figure
3.16 presents the settling time versusfor two- and three-pole amplifiers assuming the
positions of the poles are fixed. It is clear that as p increases from 0 to 1, the settling
time decays exponentially. The increase in 13 corresponds to higher bandwidth, lower
gain, and faster settling. Figures 3.16(b) and (d) show settling times for two- and three-
stage amplifiers, respectively.
Figures 3.16(a) and (c) show that the settling time decreases exponentially with
p. This is true for a fixed phase margin in the unity-gain configuration. However, an
important question arises as to the minimum settling time optimum phase margin for
other 13 values. The minimum settling time in Figures 3.7, 3.10, and 3.14 for two-, three-
,and four-stage amplifiers, respectively, apply 13= 1.In order to determine the
optimum phase margins for different 13 values, MATLAB simulations were performed;
the results for 0.0001%, 0.001%, 0.01%, and 0.1% settling accuracy are shown in Figures
3.17-3.25 for two-, three-, and four-stage amplifiers, respectively. Refer to Appendices
D, E, and F for two-, three, and four-stage exact minimum settling times. We first
consider the two-stage amplifier responses of Figures 3.18-3.20 for r3 values of 0.75,i=
;:g id
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Figure 3.16. Settling time as a function of return ratio 0. Two-stage amplifier phase
margin at 74.5°,and three-stage amplifier phase margin at 69.5°. (a), (b) Settling
time for two-stage amplifier. (c), (d) Settling time for three-stage amplifier.
0.50, and 0.25, respectively. Note that as 13 decreases, the optimum phase margin also
decreases.According to Figure 3.7, for p= 0.25 the optimum phase margin is
48°52° rather than 70°75° for 13 = 1. This requires the non-dominant pole to be
placed near the desired unity-gain frequency.
For the three-stage amplifiers corresponding to Figures 3.20-3.22, however, the
behavior is quite different. Note that for 13 values less than 1, the minimum settling time66
is moved to lower f1 values compared to 13= 1.0. As 13 decreases, the settling time
becomes nearly constant. However, the optimum phase margin does not significantly
change as was the case for the two-stage amplifier. A major draw-back for the three-
stage amplifier response is that to get acceptable gain margin, the position of f1 must
remain at high frequencies, effectively not achieving optimum settling times.
Finally, for the four-stage amplifier (Figures 3.23-3.25), we observe that the
behavior is close to the two-stage case. Since f and f2 are kept constant, the behavior
is like a two-stage amplifier with f3 being varied on the real axis. For thecase of
= 0.25, the corresponding optimum phase margin is 38°40° with f3 located about
1.5 times the desired unity-gain frequency.67
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gin. (c) Gain margin. (d) Unity-gain frequency. (e) Settling time versus phase mar-
gin. (f) Unity-gain frequency versus phase margin.71
: 0.0001% :
0.001%
0.01% :
0.1%
2 4 6
(a) f1/fu
8
2 4 6
(c) f1/fu
8
20 40 60
PM (Degrees)
80
a
2
U
c31.
1.2
LL
c1
as
2 4 6
(b) f1/fu
8
2 4 6
(d) f1/fu
8
20 40 60
PM (Degrees)
80
Figure 3.21. Three-stage amplifier with= 0.50. (a) Settling time. (b) Phase mar-
gin. (c) Gain margin. (d) Unity-gain frequency. (e) Settling time versus phase mar-
gin. (f) Unity-gain frequency versus phase margin.72
2 4 6
(a) fl/fu
8
2 4 6
(c) fl/fu
8
2 4 6
(d) fl/fu
8
2
0
t:4 1.
u_
.g-
0
'E 0.
20 40 60 80 0
(e) PM (Degrees)
20 40 60 80
(f) PM (Degrees)
Figure 3.22. Three-stage amplifier with 0.25. (a) Settling time. (b) Phase mar-
gin. (c) Gain margin. (d) Unity-gain frequency. (e) Settling time versus phase mar-
gin. (f) Unity-gain frequency versus phase margin.73
2 4 6
(a) f3/fu
2 4 6
(c) f3/fu
8
30 40 50 60
(e) PM (Degrees)
2 4 6
(b) f3/fu
0.
0C
&O.
CO
vs
2 4 6
(d) f3/fu
8
a
2030 4050 6070
(f) PM (Degrees)
Figure 3.23. Four-stage amplifier with= 0.75. (a) Settling time. (b) Phase mar-
gin. (c) Gain margin. (d) Unity-gain frequency. (e) Settling time versus phase mar-
gin. (f) Unity-gain frequency versus phase margin.3
0 2 4 6
(c) f3/fu
4
2
2 4 6
(a) f3/fu
0.0001%
O.00t%
0.01%
0.1%
8
30 40 50 60
(e) PM (Degrees)
2 4 6 8
(b) f3/fu
U
m
FrO.
LL
G0.
0
'1g a
020 30 40 50 6070
(f) PM (Degrees)
2 4 6
(d) f3/fu
8
74
Figure 3.24. Four-stage amplifier with p= 0.5(). (a) Settling time. (b) Phase mar-
gin. (c) Gain margin. (d) Unity-gain frequency. (e) Settling time versus phase mar-
gin. (f) Unity-gain frequency versus phase margin.6
5
Epp
M
04
3
0 2 4 6
(c) f3/fu
2 4 6
(a) f3/fu
8
8
40 50 60 70
(e) PM (Degrees)
2 4
(d) f3/fu
3040506070
(f) PM (Degrees)
75
Figure 3.25. Four-stage amplifier with 13= 0.25. (a) Settling time. (b) Phase mar-
gin. (c) Gain margin. (d) Unity-gain frequency. (e) Settling timeversus phase mar-
gin. (f) Unity-gain frequency versus phase margin.76
3.4 Pole-Zero Doublets in Multi-Stage Operational Amplifiers.
In the previous section, we studied important frequency and time domain
characteristics of two-, three-, and four-stage amplifiers. We also observed how the
locations of the poles affect the amplifier characteristics. In this section, a more detailed
approach will be taken in modeling two-, three, and four-stage operational amplifiers.
For example, the two-stage amplifier in section 3.3 was modeled by a two-pole response.
In reality, two types of compensation schemes are often used in two-stage amplifiers; i.e.,
the compensation capacitor and the compensation RC network which add complexity to
the analysis.
In the compensation capacitor scheme, a capacitor is used to split the dominant
and the non-dominant poles so that the non-dominant pole is shifted beyond the unity-
gain frequency. At the same time, the capacitor introduces a RHP zero (neglecting
parasitic capacitors) which moves to lower frequencies and at high frequencies it adds
90° of phase shift to that introduced by the LHP poles.
In an RC compensation network, the capacitor is used to split the dominant and
the non-dominant pole as above. The resistor is used to move the RHP zero to its original
place and to introduce another zero which can be moved into the LHP to cancel the non-
dominant pole. In this scheme, the two-stage amplifier becomes a three-pole system.
One of the poles is cancelled with a zero in the vicinity of the unity-gain frequency, and
another due to the resistor is located well beyond the unity-gain frequency.
The three- and four-stage operational amplifiers are similar to a two-stage
amplifier in that they incorporate RC compensation. A pole-zero model of the three-
stage amplifier is similar to Figure 3.9 except that there is an in-band pole-zero pair that
is ideally but not actually cancelled. For a case of a four-stage amplifier, there are two
such pole-zero pairs to be concerned with.77
We wish to explore the effects of these pole-zero doublets (non-perfect pole-zero
cancellations) on the characteristics of the operational amplifier. If the pole and zero
were cancelled exactly, they would have no effect on the frequency and time responses.
In a practical design, due to process, voltage, and temperature variations, exact pole-zero
cancellation does not occur.
Pole-zero doublets can dominate the settling time response of an amplifier. The
doublet pairs may not be visible on the operational amplifier phase and gain margins, but,
settling time degrades severely in the presence of in-band doublets.
Figure 3.26 presents pole-zero plots of practical models for two- and three-stage
amplifiers. The analysis for four-stage amplifiers is similar and is omitted. As opposed
to previous models, doublet pairs
-Pdband Zdb have been considered. Ideally, these
doublet pairs are exactly cancelled as mentioned in section 3.3. Note in Figure 3.26 that
the doublet pair orientations are reversed in Figure 3.23(c) and (d) for the two-and three-
stage amplifiers, respectively. The reason is that if we close the feedback loop with
1, we see that the root loci versus 13 are different for the two cases.
Pole-zero doublets can be understood by considering at the root locus of the open-
loop transfer function determined using MATLAB as in section 3.3. We assume that
both amplifiers exhibit a one-pole response to the unity-gain frequency with the required78
phase margin.Also, we assume that the doublets are initially cancelled, and by
increasing the doublet spacings, the changes in amplifier characteristics is observed.
Recall from the previous section that we can select the pole position based on
minimum settling times as shown in Figure 3.7 and 3.10.
For the two- and three-stage amplifiers, the fastest settling time corresponding to
0.0001%, 0.001%,0.01%, and 0.1% settling accuracy is found according to the position
of the non-dominant poles,pnfor two-stage and, pn1 andpn2for three-stage amplifiers.
For the two and three-stage amplifiers, the open-loop transfer functions can be written as
a(s) =
a
0(,7S+1)
db
L
Pd
1)(P
n
2 + 1 )
db
+
1/
(a)
(c)
Pnl'Pn2
Pn19 P n2
Pnl, P n2
(3.57)
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Figure 3.26. Two- and three-stage pole-zero response. (a) Two-stage with doublet.
(b) Three-stage with doublet. (c), (d) The position of the doublet is reversed.and
a(s) =
a0(7,+1)
( S1)( s11S2+s( 1 1 )
d)1"db) Pn1P n2 n1Pn2)
where Z and prepresent the doublet.
The closed-loop transfer functions for (3.57) and (3.58)can be written as
A(s)
and
A(s) =
a
+1I
Z db
(3.58)
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respectively. For the two-stage amplifier,we have a third-order system, and for the
three-stage amplifier, we have a fourth-order system.
The root locus plots for the two- and the three-stage amplifiers for allcases
presented in Figure 3.26 are shown in Figure 3.27. Dependingon the orientation of the
pole-zero pair, the root-locus plots can be substantially different. When unity-gain is80
reached, the poles and zeros arrive at their final positionson the root locus plots. Note
the differences in settling time behaviors for thecases where Pdb --dbandZdb<Pdb-
Next, we wish to evaluate for the two cases where P< and P the db db dbZ<db '
behavior of the open-loop frequency and closed-loop transientresponses.Figures
3.28(a) and (b) represent the locations of the doublet for the two cases. Assume that the
pole frequency associated with the doublet is usedas a reference for the relative distance
between the pole-zero pair.In most cases, the pole position is determined by the
compensation capacitor which can be varied to eliminate the doublet. By increasing the
compensation resistance, we can also shift the doublet zero to lower frequencies. Since
this is a two-variable problem, we assume that the doublet pole is constant at frequency
fo.
The two cases in Figure 3.28 are now analyzed to determine settling time. We
begin with the zero exactly equal to the pole and gradually move it away by f1.The
results for settling times, phase margins, and unity-gain frequencies are then determined.
Three different cases are chosen for the location of the doublets fo with respect to the
unity-gain frequency:
and
f, = 0.5 x f
fo = 1.0x ft,
fo = 1.5 xf
(3.61)
(3.62)
(3.63)
The cases for (3.62) and (3.63) represent doublets that are present in practical
systems. The plots for the values given in (3.61), (3.62), and (3.63) versus f1 are shown
in Figures 3.29-31 for the two-pole and in Figures 3.32-34 for the three-pole amplifiers.
From Figures 3.29 and 3.32(a)-(d), it is seen that the settling time behavior due
to the doublet are nearly identical for two- and three-pole systems. Three important81
results can be attributed to the doublet pairs. First, note the effect on settling versus f,
when the doublet pairs are moved from within the bandwidth to higher frequencies. A
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designer should try to place the doublet pairsas high in frequency as possible, because
doublets at higher frequencies not degrade the settling time dramaticallyas for doublets
in the lower frequencies. Second, for P<
db dbthe settling time increases at a slower
rate as f is increased, while forZdb < P,the rate of increase is much higher. From
these plots, it is better to under compensate the amplifier to minimize the settling time.
Figures 3.30 and 3.33(a)-(d) represent the changes in phase margin versus the
spacings of the doublet pairs. As the phase margin decreases, the settling time increases
proportionately. For the case wherep<Zdb,the phase margin decreases more rapidly
than for 7
db< P
dband the settling time characteristics change accordingly. Note that
for the cases where fo is placed higher frequencies, the phase margin changes linearly
with the location of the zero, resulting in a symmetrical change in settling characteristics
for both pdb<zdb andZ db < P db'
Figures 3.31 and 3.34(a)-(d) represent the change in unity-gain frequency versus
the doublet pair spacings. It is evident that achieving higher unity-gain frequency does
not necessarily mean faster settling characteristics. As seen, the unity-gain frequency
associated with f within the bandwidth is higher than the desired frequency, but the
f0
Hf1-11
Im
Re
(a) (b)
Figure 3.28. Pole-zero doublet locations. (a) Pole-zero doublet with Pdb<Zdb(b)
Pole-zero doublet with7 < P db < db83
settling time does not correspond to the higher fu. One must use caution in achieving
large unity-gain frequencies with the corresponding fast settling time as was discussed in
section 3.3.
We can also conclude from these simulations that the effect of a doublet is
independent of settling accuracy and the order of the system. For all cases, the settling
time, phase margin, and unity-gain frequency behaviors are identical. Similar resultscan
be obtained for a four-pole system, but due to the increase in the number of poles, the
number of doublet pairs will increase to two. To maintain stability in the presence of
process, temperature, and voltage variations, we expect the settling time to increase due
to the higher number of doublets. It is possible to place the other doublet pair at higher
frequencies to minimize slow settling effects. Thus, a higher number of stages can be
used while still achieving fast settling times.84
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Chapter 4.Frequency Compensation Techniques and Considerations
Monolithic integrated circuits put severe limitations on the options available for
frequency compensation.The only frequency dependent compensation elements
available on integrated circuits are capacitors to shape the frequency response. However,
their use is limited to the area available.
This chapter examines one of the most popular frequency compensation
techniques; pole splitting and pole cancellation technique [10]. This type of frequency
compensation, will be closely examined on a two-stage amplifier first and then on the
three-stage amplifiers. Pole splitting and pole cancellation compensation in general, in
this thesis employes an embedded RC compensation network to achieve the desired
stability and performance criteria complying with Chapter 3.
4.1 Miller Compensation
One of the most popular compensation techniques for changing the amplifier
characteristics is using capacitors across the inverting gain stages. An example of this
approach is the Miller compensation capacitor, which uses a capacitor as the feedback
impedance of a shunt stage [11]. Since the capacitor does not effect the DC gain of the
transistor or the amplifier, ensures a high loop gain at low frequencies.
An even better compensation technique, is by employing an RC compensation
network which uses a capacitor in series with a resistor as the feedback impedance of a
shunt stage. Later on, we will observe that this type of approach holds the characteristic
integrity of the Miller compensation capacitor and further improves the amplifier
characteristics over Miller compensation scheme, allowing the multi-stage amplifiers to
achieve higher performance characteristics.91
Miller Capacitance (Miller Effect)
Miller compensation is associated with using a capacitor in local feedback around
an inverting gain stage. Figure 4.1 shows a simple gain stage with finite gain A and
Miller capacitance Cm.The output voltage
and the charge onCm is
Vout
Q = CV
yin (4.1)
(4.2)
Consider the input and output capacitances due to effect of Miller capacitance
Cm which can be written as
ci = E.n
n in
and
QOUt CO=la
The input chargeQ.is
Vout
(4.3)
(4.4)
Qin=CinV in C mVout =C nz(V inA(s)V in) = in(1 + A(s))(4.5)
thus, equivalent input capacitance can be written as
yin
Gin Cout
Figure 4.1. Miller capacitance in a single-stage amplifier.
VoutCut = Cm(1A(s))
and the equivalent output capacitance using similar analysis is
Gout = Cm 1MI's))
(4.6)
(4.7)
First assume that the gain of the amplifier is frequency independent with
A(s) = Ao
The equivalent input and output capacitances are
Gin = Cm(1A0)
and
Gout =cm(i
0
(4.8)
(4.9)
(4.10)
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The corresponding capacitance plots versus A0 are shown in Figure 4.2. The input
capacitance has a linear relationship and a zero value if A0= 1 as shown in Figure
4.2(a). This is also true for Cour as shown in Figure 4.2(b). Note that for large gain
values Gout = Cut.
in
Inverting Gain Inverting Gain
= 0
Negative
Capacitance
Non-inverting Gain
(a)
Ao
coin
(b)
Non-inverting Gain
Figure 4.2. Input and output capacitances as a function of low-frequency gain. (a) In-
put capacitance. (b) Output capacitance.93
Let us analyze equations (4.6) and (4.7) in more depth with A(s) frequency
Sp = -40p
s Ao < 0 = -cop(1 - A0) Ao< 0 Sz = CO (1 + Ao) P
0 X 0
sz = -0)p(1 - Ao) Ao>0 Re
O
S. = -1.0p(1+ A0)
o
Ao> 0
01.
Re
Cm( 1 -A0)
Cin
s=
(a)
sz = ±wp( 1Ao)
1 cm(i -A
Cla
= ±0 (1 + A0)
(b)
Figure 4.3. Frequency response of the input and output capacitances due to Miller ca-
pacitance effect. (a) Input capacitance. (b) Output capacitance.
dependent. We define A(s) to have a single pole response,
Ao
A(s) =
and determine Cin and Couras
and
Gala
(2-CO9-+1)
P
S + (1Ao)
CO
C in = P
CO-
1)
P
Cm(
A
so)(1+
Ao, 0 p
(4.11)
(4.12)
(4.13)94
The associated frequency responses are shown in Figure 4.3. Note that as the gain
decreases versus frequency, the input and output capacitances change. Specifically, the
output capacitance increases and input capacitance decreases resulting in a pole splitting
behavior in a single-stage amplifier. This decreases the bandwidth of the amplifier due
to the increase in output capacitance.However, this only holds for a single-stage
amplifier with a simple Miller capacitance. In multi-stage amplifiers, however, the pole-
splitting behavior described above does not hold for all gain stages in the signal path
since the individual transfer functions are more complex. In multi-stage operational
amplifiers, we will show that the output stage has the simplest transfer function, a single
pole response, compared to the preceding stages which include multiple poles and zeros.
4.2 Two-Stage Amplifier Compensation
Consider the two-stage amplifier in Figure 4.4.Ideal transconductors
representing the gain stages, and has an equivalent output conductance and load
capacitance for each stage. Before compensation, the parasitic capacitors Co and Cc2
are connected across the first and second stages respectively.The gain stage and
feedback capacitor constitute an integrator.
We will begin by solving the nodal equations to determine the individual transfer
functions, and the overall transfer function. Applying KCL at Vol gives
Vitt (s Cpgnti ) = V oi[S(C+ C p2+ + gdsliV outSC p2
and applying KCL at Vout gives
Vol (sCp2g.2) = vou t[s( cpc12)gds2]
Thus, the transfer function of the second stage is obtained from (4.15) as
(4.14)
(4.15)95
Vout (sCp2 g.2)
(4.16)
Vol[s(CpiCL2)gds2]
Solving (4.16), the transfer function of the first stage is
vol
Vin
(sC pi g mi)fs(Cp2 + CL2)gds21
S
2
L.r, p24_,r,L2+Cp2CLi+ CpiCL2-1-CL1C12-1-Cc1Cp2)-F
S[gdsl(C p2+CL2) +gds2(C pi+ Cp2CL1)gm2C p21+gdslgds2
For simplicity, (4.17) can be written as
where
and
(4.17)
Vol(SC gmi)[S(C p2+CL2)gds21 (4.18)
Vin As
2+ Bs + C
A = C C +C C +CCL2 CL2 C p2 L2 p2 Ll plL2 LlL2 plp2
B = gdsl(C p2+ CL2) +gds2(C pl+ C p2+ CL1) +gm2Cp2]
C =gdslgds2
The overall transfer function is
Vin 0
(4.19)
(4.20)
(4.21)
Figure 4.4. Small-signal representation of a two-stage amplifier.Vow (sCp2 gm2)(sCp1gml)L2gds2
Vin L2,,ds2
2As + Bs + C
(sCp2 gm2)(sCgmi).
As2± Bs + C
(4.22)
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From (4.22), we see that the LHP pole of the second stage is cancelled with the
Stage 2
Stage 1
Overall
Figure 4.5. S-plane plots of the transfer functions of equations (4.16), (4.18),
and (4.22).
LHP zero of the first stage! However, the overall transfer function still exhibits two poles
and two zeros, but it is "referred" to the input-stage transfer function. This means that
the input stage is dominant in determining the desired characteristics of the amplifier.
However, if Cpl and Cpl are not included, the system poles would be associated with the
RC time constants seen at each node in the signal path. Figure 4.5 shows the s-plane plots
for each stage and the overall amplifier.
The denominator of (4.22) is second order in which at DC reduces to the expected
result ofVout
yin
gmlgm2
g dslg ds2
(4.23)
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From (4.23), the product of output conductances should approachzero for high-gain.
This implies that the transfer function of (4.23) has a dominant pole close to DC and a
non-dominant pole at a higher frequency. The non-dominant polecan be found by
assuming that the dominant pole frequency is zero which enables us to solvea first-order
equation:
(g dsl(Cpc2C L2) + g ds2(CplC p2C L1)g m2C p2) S
Cp2CL2+ C p2CLl+ C plCL2+ C C L2C piC p2
Simplifying (4.24) results in
(4.24)
g m2C p2 (4.25)
C C2 +C C+C +C C +C- C p2 L2 p2Ll p1L2 LlL2Cpl p2
The two poles of the amplifier are widely separated and thus, the location of the
non-dominant pole frequency is determined approximately bygm2 and the compensation
capacitor Cp2. Thus, the location of the dominant pole is determined with respect to the
input stage (assuming gdsi and gds2 are much smaller than gm2). The combination of
gm2 and Ccontrol the separation of the poles.
Due to the complexity (4.22), it is difficult to find the characteristic roots of the
polynomial. This is even more true for multi-stage amplifiers. Fortunately, one can
simulate the pole-zero movements due to each component in the system using SPICE.
This simulation can help us understand the role of each component in the frequency
response of the amplifier. A simple program written in Perl allows us to change the
component values and use SPICE to find the pole and zero of the transfer function.
Figure 4.6 illustrates pole-zero movements according to (4.22) and Figure 4.4. Figure
4.6(a) shows the effect of increasing Co: We need to minimize Co since both poles98
move to lower frequencies and are not split as desired. Figure 4.6(c) shows pole/zero
(a)
(c)
(b)
(d)
Figure 4.6. Pole-zero plots for the transfer function of (4.20) versus (a) Cpl, (b) CLI,
(c) Cpl, and (d) CL2.
movements for Cp2increased. Note that the two poles split. Therefore, parasitic Cpl is
replaced by the compensation capacitor Cc2 tosplit the poles as desired. Figures 4.6(b)
and (d) show the pole and zero movements when the load capacitances CL, and CL2 are
increased. From Figure 4.5(b), it is important to reduce the parasitic load capacitance of
the first stage to avoid a decrease in bandwidth since the relative distance between the
dominant and non-dominant poles decreases. Also, from Figure 4.5(d), CL2L2represents
the load capacitance that we drive the amplifier with. For large CL2, Cpl must increase99
proportionally in order to maintain stability; this at the same time reduces the bandwidth
due to each component increased.
In general, a compensation capacitor alone is not sufficient to achieve high
performance in an operational amplifier. As shown earlier, this compensation scheme
also a RHP zero to lower frequencies as the compensation capacitor is increased. To
improve the compensation, an RC network is used to move the RHP zero back to its
parasitic location and to introduce a LHP zero which can be used to cancel the non-
dominant pole. Figure 4.7 shows RC compensation for a two-stage amplifier.
The effect of the compensation resistance and on the pole-zero movements is drawn in
V 0tn -gml
gdsl
Rc
c2
Cp2
rn2
Ll gds2
o Vout
IC L2
Figure 4.7.Small-signal representation of a two-stage amplifier with an RC
Miller compensation network.
Figure 4.8 [12]. Note the new pole-zero pair introduced by the addition of resistor Re
As Rc is increased, the RHP zero moves into the LHP and eventually cancels the non-
dominant pole as shown in Figure 4.8.Caution must be exercised in choosing the
compensation capacitance.If Cc2 is too small, increasing Rc will cause the pole
associated with the resistor to form a complex conjugate pair with the non-dominant pole100
before as in Figure 4.8(b). Even though a complex conjugate pair with the LHP zero is
stable response, it is undesirable Cc2 becoming large may avoid forming the complex
pair as shown in Figure 4.8(a). As we will see later, we can take advantage of this
phenomenon to attain a stable amplifier with more gain stages. We can conclude that the
migration of the resistor pole towards lower frequencies can be controlled by the
compensation capacitor Cc2. For large Cc2, the resistor pole does not move as fast as the
zero allowing it to cancel the non-dominant pole. Cc2 keeps the resistor pole at high
frequencies while it allows the zero to move to lower frequencies.
4.3 Three-Stage Amplifier Compensation
PRc
ZRc,
(a)
40
zi
Figure 4.8. The effect of Rc on the poles and zeros after pole splitting by Cc2. (a)
Where Cc2 is quiet large. (b) Where Cc2 is quiet small.101
The gm block diagram for a three-stage amplifier is shown in Figure 4.9. Where,
ideal transconductors represent the gain stages each, with an equivalent output
conductance and load capacitance.Across the gain stages, the parasitic intended
compensation capacitances are connected.Note that the feedback capacitors are
connected locally and not nested as in the Nested Miller configuration [2].
Next, we determine the transfer function of each gain stage along with the overall
transfer function of the operational amplifier.
We begin with nodal analysis of each node. Starting at V01,
Via(sCpigmi) = Voi[s(Cpi + Cp2 + CLi)gds1] V o2SC p2(4.26)
at V02, we have
Voi(sCp2gp22) = V02[s(Cp2+ Cp3 + CL2)2] (4.27) V outSC p3
and finally at Vout, weobtain
V °2(SC p3gni3) = Vout[S(Cp3CL3)gds3] (4.28)
We can solve (4.28) to find the transfer function of the third stage as
Vout
V 02
[s(Cp3 + CL3)+gds3]
(sCp3gm3)
(4.26)
Note that the output stage has one pole and one zero associated with it corresponding to
Vine-
Cpl
gml Vol
gdsl
Cp2
g m2
Ic'
Vo2
g ds2TC L2
Cp3
gm3
Figure 4.9. Small-signal representation of a three-stage amplifier.
g ds3
oVout
CL3102
the RC time constant at the output node.Next, we can solve (4.28) for Vain and
substitute into (4.28) to find the transfer function of the second stage,
V o2 (SC p2gm2)[s(C+ CL3) + ds3 ]
Vol S
2
L,p2t-r.,p3 + CL2Cp3 + Cp2Cc3 + CL2CL3) +
S[g ds2(Cp3CL3) + g ds3(C p2+ C L2+ C p3)]g ds2g ds3
We can simplify (4.30) by replacing coefficients with variables as in
where
and
V o2(sC p2 gm2)[s(Cp3 + CL3)g ds3]
Vol As
2+ Bs + C
A = C p2C p3+ CL2Cp3+ Cp2Cp 3+ C L2C
B = gds2(Cp3 + CL3) + g ds3(C p2C L2 + C p3)
C = g ds2g ds3
(4.30)
(4.31)
(4.32)
(4.33)
(4.34)
Next, we find the firs-stage transfer function by solving (4.31) for V02 and substituting
it into (4.26) to get
V oi (sC pi gmi)(As2 + Bs + C)
Vin 2
S
3
fil(Cpi + C p2 +CLI)C p2(C+ CL3)] +
s2[Agds1B(Cp1+ C p2+ C L1)C p2g ds3g m2C p2(C p3C L3)1+
S[Bgds1+ C(C pl+ C p2+ CIA)+ gm2gds3 Cp2]gds1C(4.35)
We simplify (4.35) to
V01(sC pi gno)(As
2+ Bs + C)
Vin Ds3+ Es
2+ Fs + G
where
(4.36)and
D = A(Cpi + C p2 + C LA)C p2(C p3 + C (4.37)
E = Agdsi + B(C + Cp2 + C LA)C p22g ds3g m2C p2(C p3C L3:
(4.38)
F = BgdsiC(Cpi + C p2+ C Li)g m2g ds3C p2 (4.39)
GgdslC (4.40)
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Finally, we find an expression for the overall transfer function of the operational
amplifier by multiplying the individual transfer functions as
VoutVoutVolVol (4.41)
Vo2Volyin Vin
Using the expressions obtained for each transfer function, we obtain
Vout (S C p3g m3) (s C p2g
SI_3___L-3--)-1c-FIP53-
(SCcI C
Ds
3+ Es2+Fs + G
(4.42)
and, simplifying we get
Vow(sCpi gmi)(sCp2 g.2)(sCp3gff,3)
(4A3)
Vin Ds3 +Es
2+ Fs + G
From (4.42), two cancellations were seen to occur. The pole of the output stage
is cancelled by a zero of the second stage, and the two poles associated with the second
stage are cancelled by the two zeros of the first stage! The overall transfer function
produces a third-order polynomial as expected, but the poles in effect are "referred" to
the input stage. Simulation results for the uncompensated three-stage amplifier of Figure
4.9 are shown in Figure 4.10.Note in Figure 4.10(a) the pole-zero cancellations104
predicted by (4.42). The overall response in Figure 4.10(b) corresponds to (4.43). The
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Figure 4.11. Pole-zero plots for the transfer functions of (4.30), (4.31), and (4.34),
and (4.43).
pole-zero plots of individual transfer function and the overall transfer function are shown
in Figure 4.11. Note that there are a total of three pole-zero cancellations in the overall
transfer function.
From (4.43), it can be seen that the DC term is equivalent to the product of the
output conductances of each stage. For a high-gain three-stage amplifier, the DC term
of the transfer function is close to zero, resulting in a dominant pole close to s=0, and two
non-dominant poles much higher frequencies. Thus, if we assume that the dominant pole
is equal to zero, the third-order polynomial reduces to a second-order polynomial with
two non-dominant poles in which both are at relatively higher frequencies than the
dominant pole frequency.
Next, we to consider the role of the feedback (intended or parasitic) and the load
capacitances of each stage on the pole-zero characteristics. There are six capacitors that
need to be considered: Three correspond to load capacitances and three correspond to
compensation/parasitic capacitances across each stage. The results on the overall transfer
function with respect to all six parameters being increased one at a time are shown in106
Figure 4.12. From these results, we obtain important insights into how three-stage
amplifiers should be compensated.For example, in Figure 4.12(a) Cpl is not an
intelligent choice for compensation since all poles migrate to lower frequencies and no
pole splitting behavior is observed. As a result, we should the parasitic capacitance Cpl.
However in Figure4.12(b), we see that by increasing Cpl, a the dominant pole is created
(a)
(c)
(e)
(b)
(d)
(f)
Figure 4.12. Pole-zero plots for the transfer function of overall transfer function of
(4.43) versus (a) Cpl, (b) Cpl, (c) Cp3, (d) CL1,(e) CL2, and (0 CL3.107
with two non-dominant poles at higher frequencies. Clearly, Cpl this isa superb choice
for compensation since pole-splitting behavior is observed. In Figure 4.12(c), increasing
CP3causes the pole splitting between the non-dominant pole and the most non-dominant
pole. This is also desirable since the first non-dominant pole moves to lower frequencies
along with the dominant pole. Figure 4.12(d) presentsCL1being increased, causes all
poles to move to lower frequencies; hence, it is desirable to minimize CL1.Figure 4.12(e)
shows the response when CL2is increased which is similar to Figure 4.12(d); the rate at
which the poles move is slower than CL1. Finally, an important result is obtained by
increasing CL3 as shown in Figure 4.12(f). The dominant pole is unaffected while the
non-dominant poles move to lower frequencies.This effect can be compensated by
increasing Cc2.In conclusion, increasing CL3 effects only the non-dominant poles which
degrade the stability performance, but bandwidth is remained constant.This is an
important result in terms of driving large load capacitances and maintaining bandwidth
by increasing Cpl to maintain stability.
C
P3
g m3
L
g ds 3
°Vout
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Figure 4.13. Small-signal representation of a three-stage amplifier with an RC com-
pensation network.108
For compensating a three-stage amplifier, one should use a compensation
capacitance Cc2 for pole splitting. From Figure 4.12(b), the RHP zero associated with
the second stage to move to lower frequencies as for the two-stage amplifier.For this
reason, an RC compensation network is again required.Figure 4.13 shows the
compensation network fora three-stage amplifier where Cpl and Cp3 are parasitic
capacitances. The RC compensation network introduces another pole-zero pair with, the
zero used to cancel the first non-dominant pole.Figure 4.14 shows the pole-zero
movements when Cc2 is fixed and kis increased.
From Figure 4.14, the zero due to Rc is used to cancel the first non-dominant pole.
At the same time, the most non-dominant pole moves to a high frequency with the pole
associated with the compensation resistor Rc and forms a complex conjugate pair. The
complex pair can be made to occur at frequencies well beyond the unity-gain frequency
if Cpl is chosen properly.Thus, the overall system has a one-pole response within the
unity-gain bandwidth. In Chapter 5, we consider the analysis and design of this type of
amplifier.Another important consideration is how large R can become. As Rc is
increased, the poles form a complex conjugate pair, and if Rc is increased further, the
complex pair moves to lower frequencies eventually, causing instability. In Chapter 3,
Figure 4.14. The effect of Rc on the poles and zeros after pole splitting by Cc2.109
we analyzed the effects of a complex conjugate pair on the amplifier characteristics, and
AdB
Two-stage
Figure 4.15. Two-stage followed with a single-stage amplifier.
Single-stage
concluded that the pair must be located at greater than three times the unity-gain
frequency for the desired stability margins and settling times.A solution to the
movement of the complex pair towards lower frequencies is to increase Cc2. Only a
small value of Rc is needed to cancel the first non-dominant pole with the zero. If a large
value of Ca is used, the complex conjugate pair becomes real. The value of the feedback
capacitor is proportional to gn, as mentioned in Chapter 2. In order to increase gm to
obtain higher bandwidth and maintain stability of the amplifier,Cc2 must increase
proportionally. There are area limitations as to how large Cc2 can become. In the design
process, Cc2 must be adjusted with Rc to achieve the desired phase and gain margins. If
the value of Cc2 is increased to achieve higher stability with gm constant, the bandwidth
decreases pushing the dominant pole to a lower frequency. To overcome this effect, gm
must be increased. Optimum values can be obtained as shown in Chapter 3.110
The design of a three-stage operational amplifier can be visualized with reference
to by Figure 4.15. The operational amplifier can be viewed as a two-stage amplifier
followed by a single-stage amplifier. A compensated two-stage amplifier has a one-pole
response with the dominant pole at cop.The pole associated with the second-stage of
the two-stage amplifier is cancelled by a zero introduced by the compensation network.
By assuming that pole associated with the third-stage is located at a much higher
frequency, a one-pole response with a gain-bandwidth product proportional to the gain
of the third-stage is realized. For example, if the two-stage amplifier gain bandwidth
product is 10 MHz and the gain of the third-stage is 20 dB, the gain bandwidth product
of the three-stage amplifier is 100 MHz, a factor of ten improvement in frequency
compared to the two-stage case.
So far, we have studied the effects of compensation and parasitic components on
the frequency responses. Next, we consider the effects of second- and third-stage sizes
on the pole-zero responses. We begin by considering an almost compensated three-stage
amplifier as represented by Figure 4.16. Note that the position of the complex conjugate
pair with respect to the dominant pole causes inadequate unity-gain frequency, gain, and
phase margins. Also, we included a pole-zero doublet pair assuming imperfect doublet
cancellation. Consider gm3 as shown in Figure 4.13. It is desirable to have gm3 large to
achieve high slew rates. So gm3, we observe the behavior of the poles and zeros on the s-
plane as shown in Figure 4.17. An important observation is that the dominant pole moves
towards higher frequencies as gm3 is increased.This implies that as the unity-gain
frequency increases, the complex conjugate pair does not move much, resulting in a
degradation of phase and gain margins. The doublet spacings also increases.The
position of ZR can be changed by increasing the feedback resistor, but this pulls the
complex pair towards lower frequencies which forces an increase in Cc2*Thus,111
increasing the size of the output stage for better slew rate degrades the stability of the
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Figure 4.16. Pole-zero plot of an almost compensated three-stage amplifier.
amplifier.
Now let us analyze the effects of the gm2 on the pole-zero responses. The results
of the simulations are presented in Figure 4.18. We can show that increasing gm2 has
several advantages.First, the conjugate pair moves to higher real and imaginary
frequencies which is beneficial.Also, doublet spacing decreases which is highly
desirable. However, the dominant pole moves to lower frequencies resulting in reduced
bandwidth. We can obtain some intuition on the advantages of judiciously sizing the
second and third gain stages.
The frequency response of the compensated three-stage amplifier (not optimized)
of Figure 4.13 is shown in Figure 4.19.112
Figure 4.17. Pole-zero plots as a function of gm3.
Figure 4.18. Pole-zero plot as a function of g.2.113
4.4 Summary
From this chapter, several important results can be summarized as followings:
The feedback capacitor across the second stage, Ca, is the best to use for pole-
splitting between the dominant and non-dominant poles.
The feedback resistor Rc in series with Ca pushes the RHP zero back to its
original location prior to compensation.It also introduces a pole-zero pair
where, the zero is used to cancel the first non-dominant pole.
The RC compensation network may cause a complex conjugate pair of poles to
form beyond the unity-gain frequency if a proper Cc2 value is used.
Cc2 can be used to move the complex pair to higher frequencies.
Increasing Cc2, reduces bandwidth. As a result, the gp, of the first-stage must
increase to maintain the desired gain-bandwidth product.
For better slew rate, the output stage must be large, but this causes the dominant
pole to move to higher frequencies which increases the bandwidth. Furthermore,
this causes the relative spacing in between the dominant pole and the complex
conjugate pair to decrease which decreases the stability measures.
Second-stage transistor sizing improves the stability of the amplifier by moving
the complex pair to higher frequencies along both the real and imaginary axes.
It decreases the doublet spacing at the cost of lower bandwidth.
The combination of second-and third-stage sizings increase stability with high
performance if designed properly.COMPENSATED THREE-STAGE AMPLIFIER IITH PM-GO.
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Chapter 5.Three-Stage Amplifier Circuit Design and Realization
In typical situations, high open-loop gain of a two-stage amplifier with high-
speed and high slew rate are not easily achievable because there exist strong trade-off
among these performance parameters. One way to achieve high-gain in a two-stage
operational amplifier is to increase the channel lengths, but this limits the bandwidth. In
order to increase slew rate, the sizes of the second-stage devices must be made large to
charge the load plus compensation capacitors.This increases power dissipation and
power per bandwidth which is undesirable.
In this thesis, a new multi-stage amplifier is proposed which overcomes trade-
offs of two-stage operational amplifiers. In this chapter, the design of a high-gain, high-
speed, high-slew rate, and low power-per-bandwidth three-stage operational amplifier is
discussed. Some basic relationships between gain, bandwidth, slew rate, and other
parameters of the amplifier are considered, and simulation results are presented.
5.1 Overview of a Basic Amplifier Design
A one-stage amplifier and the current/voltage characteristics of the NMOS driver
device are shown in Figure 5.1. Figure 5.1(a) shows a simple common-source amplifier
with ideal current source load and load capacitance CL.The small-signal output
conductance comprises that of the current source plus that of the transistor. Since ideal
current source has zero output conductance and the conductance CL is zero, the only
conductance, is that of the transistor.Figure 5.1(b) I-V plots versus VGS. TheV DD
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Figure 5.1. (a) NMOS Common-source amplifier. (b) I-V characteristics.
VDS
characteristics of Figure 5.1(b) comprise three regions of operation; namely, cutoff, non-
saturation, and saturation. The first-order equations corresponding to the three regions
Table 5 .1 Characteristic Equations for an NMOS Transistor.
Cutoff
Non-
S atura-
tion
Satura-
tion
VGS S VT I D = 0
(V Gs - V T) > 0
(V GSVT) > VDS
(V GS V T)°
(V GS V T) <VDS
1'D =(g4TE)(VGS- VT)2(1+ kVDS)
W 12 ID =kfd(VGs-VT)VDs--VDsi(li-X.VDs)
are listed in Table 5.1. The term (1 + ?Nips) represents channel-length modulation with
A, = 1/ VA where VA is the early voltage or equivalently the extrapolated intersection
point of all saturation curves as shown in Figure 5.1(b). The term k' is117
= 11C (5.1)
where p, is the carrier mobility and Cox is the gate-oxide capacitance per unit area.
According to Figure 5.1(b), the boundary point between saturation and non-saturation is
the saturation voltage VDsAT,
VDSAT= (VGS VT) (5.2)
In most analog circuits the region of interest for MOS operation is the saturation region
where in drain current is nearly constant with respect to changes in Vds. Saturation region
operation provides a small drain-to-source conductancegds.
AID
gds
D
savDS 1+Ds
(5.3)
When a small-signal vg, is applied to the input, a corresponding small-signal
current ids flows through the output. The corresponding small-signal transconductance
gmis
gm
air) (147),
kffi(VGSVT)(1+XVDs)=TJVGSVT)(5.4)
a17Gs
(5.4) expressesgmas a function of V Gs, but we can also express it as
and
gm=
214w
D
412141411 (1 + xvDsr7,
gm =v 17T )
2ID
(5.5)
(5.6)
In Figure 5.1(a) the back-gate terminal is connected to ground so that VSB = O.
In the case where VSB # 0, the associated back-gate transconductance gmbs isgmbs
gm GdiV
17
sB+ 4of
(5.7)
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where y and 243f are process parameters. In this thesis, all simulations are based on a
CMOS N-well 0.6p,m technology.
When VSB # 0, the threshold voltage of an NMOS device takes the following
form
VT = VT0+ Y(AIVSB +24)f 'Pic) (5.8)
where VTO is the threshold voltage with VSB = 0.
From at Figure 5.1(a), we can determine an expression for the voltage gain of the
amplifier. For the small-signal input voltage vin, drain current is generated proportional
togmwhich flows through the output conductancegdsto produce vout . Thus, the gain
of the amplifier given by
V gm out
Vin gds
(5.9)
The negative sign corresponds to signal inversion or a 180° phase-shift between
the input and output signals. From Figure 5.1(b), the slopes in the saturation region
correspond to output conductances.Since A, « 1/L, longer channel lengths provide
lower output conductance and higher voltage gain. (5.9) can further be used to express
voltage gain versus bias current as
Four
j2e(147rL D
Vin D
or versus saturation voltage as
Vout2ID/(VGs VT) 1
vin SID (V GS VT)
(5.10)
(5.11)119
Cgb
Figure 5.2. MOS parasitic capacitances.
From (5.11), as ( VGSVT) goes to zero the gain of the amplifier approaches infinity.
In reality, of course, this is not true.There is a limit to how small (VGsVT) can
become before the device enters weak inversion layer at which point the equations in
Table 5.1 are no longer valid. This effect does not occur in BJT devices.
We next consider the frequency dependent behavior of the single-stage amplifier
of Figure 5. As shown in Figure 5.2 [13], there are five important parasitic capacitances
associated with a MOS device: Cgd, Cgb , Cgs , C sb ,and C db.The corresponding
equations in saturation are
C gd = C gdO. W
Cgb = C gb0.
2 Cgs = Cgs0W + 5c0w(L -24)
CAS C -PS
Csb isw
[1+V DBr[1V DBrsw
B r B
Bottom-Wall Side-Wall
(5.12)
(5.13)
(5.14)
(5.15)and
C AD Cjsw- PD
Cdb=i +
[,V DB1mJ[,V D.131mjsw
rB Ps
Bottom-Wall Side-Wall
(5.16)
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where CgdO'Cgs0'CgboLD, Cisw, C j,PB, Mi,and mjsw are process parameters.
AS,AD,PS,and PD are the areas and perimeters of the source and drain, respectively.
Using the complete small-signal model, we can find the transfer function of the common-
source amplifier as
(1-sC2E-1)
out gm gm
yin g ds[
1 S(Cgd+ Cdb+ C
gds
(5.17)
where C is the total gate capacitance of a similar stage loading the output. We can
simplify (5.17) by assuming that
C g> Cgd+Cdb
where the gate capacitance of the following stage is approximately
Cg = C W 'L
Hence, the pole frequency of the amplifier is approximately
(5.20) can also be written as
gds
(1313
g
SID
oc
1
0 c
(opCW D ox
(5.18)
(5.19)
(5.20)
(5.21)
Finally, we find an expression for the gain-bandwidth product of amplifier as
gm gds gm = =
gdsCg Cg
(5.22)(5.22) can also be written as
,121('(W/L)ID 1
CST Cox W L I DLr
(5.22)
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The result of (5.23) is important in understanding gain/speed trade-off.
Increasing L provides lower output conductance resulting in higher gain, the speed
decreases as 1/(L
From the results above, gain and bandwidth are major design trade-off associated
in a single-stage amplifier. In order to achieve both high gain and high bandwidth, one
is therefore motivated to consider multi-stage amplifiers as discussed in Chapter 4.
5.2 Design Methodology of Multi-Stage Operational Amplifiers
In the last section, we explored trade-off that can effect performance of a single
stage amplifier. A one-stage cannot provide both high gain and high bandwidth. As the
signal processing applications increase, performance requirements of the analog blocks
become more challenging. Traditional amplifier designs are no longer optimum for low-
power and low-voltage applications.
In the previous chapters some important characteristics of operational amplifiers
were reviewed.Next we outline important specifications of a high-performance
operational amplifier:
High gain for video or audio applications (100 dB-120 dB)
High bandwidth for high-speed mixed-signal applications (> 100 MHz)
Simple compensation technique
Operating at low-voltages (1.8-3.0 V)
Low power consumption (201.1W/(MHzx pF))
High slew rates (> 100-400 V/Iis)122
Fast settling times for high settling accuracies
Good noise performance
Based on what we have stated in previous chapters, we can outline high-performance
operational amplifier design techniques
Distribute gain among many gain stages
Use the shortest channel lengths
Avoid non-inverting single ended stages
Achieve maximum swing at the output
Achieve good stability in terms of phase and gain margins
Use fully differential topologies for better noise, slew rate, CMRR, PSRR, and
dynamic range performance
Use largeV DsAT as to minimize transistor area
Make the input stage pole dominant as discussed in Chapter4
Considering the requirements discussed above, it is clear that a multi-stage
amplifier is needed to achieve these goals. We begin with a two-stage amplifier. A
design for high gain of 120 dB requires each stage provide about 60 dB of gain which
requires the use of cascode amplifiers for both stages. The cascode output stage limits
the output swing voltage.To achieve such gains with common-source amplifiers,
requires very long channel lengths thus yielding low-bandwidth. High-slew rate, and
high-gain and bandwidth are impossible to achieve with two-stage amplifiers.
Now consider the advantages that a three-stage amplifier would offer:
Use a folded-cascode input stage [14][15] to provide 40-50 dB of gain with
short channel lengths. The output swing of this stage is small in a multi-stage
topology.
Use a cascode second stage to achieve another 50-60 dB of gain with short
channel lengths, the output swing is also small for this stage.123
Use a common-source amplifier at the output with a gain of 20-30 dB for
maximum slew rate and output voltage swing. According to Figure 4.15, this
provides a 10X increase in gain/bandwidth over a two-stage amplifier.
By designing so that the first stage is dominant, one can use large feedback
compensation capacitors without loading the output stage.This provides
efficient power-per-bandwidth and superb slew-rate performance.
The three-stage amplifier was able meet every requirement stated in the previous
paragraph. We have already discussed the system-level simulation of a three-stage
amplifier: In Chapter 2, we discussed its noise performance; in Chapter 3, its stability
was compared to the two-stage amplifier, and finally in Chapter 4, a novel compensation
technique was introduced similar to that used in a two-stage amplifier.
In Chapters 3 and 4, it was shown that an RC compensation network across the
second stage provided a single-pole response past the unity-gain frequency with
acceptable gain and phase margins. One important issue associated with multi-stage
amplifiers is that the pole of the output stage is cancelled by a zero of the previous stage
while the poles of the previous stage are cancelled with the zeros of its preceding stage,
etc. Thus, the overall transfer function can be thought of as being referred to the input
stage of the amplifier. By having the dominant pole on the first stage, we can determine
its location based on the gain and load capacitance at that node. The gain-bandwidth
product can then be determined by multiplying the gain-bandwidth product of the two-
stage operational amplifier by the gain of the third stage.
5.3 Circuit Design of a Three-Stage Amplifier
We begin by analyzing the proposed circuit to determine its low-frequency gain.
In Chapter 4, the design equations of uncompensated two- and three-stage operational124
amplifiers were derived and computer simulations were used to study the effects of the
compensation network and the parasitic and load capacitances.Figure 5.3 shows a
design of a three-stage operational amplifier. It is fully-differential for better noise and
dynamic range performance [16][17]. The gain is also increased 6 dB using a fully-
differential configuration. We will analyze this circuit, using a differential-mode half
circuit amplifier and add 6 dB of gain due to symmetry. The input stage is fully
differential folded-cascode stage biased by constant current source MT. Half of the
current in MT flows into M2. Another branch which includes transistors M3, M4, and
M5 also provides current into M2. Generally M2 must handle the same current as MT.
Hence, the current through the differential branch is equal to that in the cascode branch.
This constraint provides maximum gain and speed for a given size.In small-signal
analysis, at node V1,the conductance due to the M3-M5 cascode branch is
approximately gds5. The signal current generated from M1 can be written as
it gm 1 Vin (5.24)
Currentflows through the output load conductance resulting, in a gain of
Vol g ml
V in+ gout
where gout is the output conductance of the cascode stage given by
(g ds2g ds2) X g ds3+g ds4 X g ds5
gout
g m3 g m5
The second stage is a cascode stage with gain given by
V02 g m11
vol
where gout2is
g out2
(5.25)
(5.26)
(5.27)g dsll X gds 12+
gds 13 X gds 14
g out2
g m12 g m13
Finally, the gain of the common-source third stage is
where gout3 is
Vout gml9
g out3 Vo2
gout3 = gds19gds20
The overall gain of the overall amplifier is therefore
- +
Vout Volvo2vout gmlgmllgm19
+ + + goutg out2 g out3 pin Vin V01 V02
(5.28)
(5.29)
(5.30)
(5.31)
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Note that for better gain/bandwidth performance, the output of each stage is
connected to NMOS rather than PMOS devices. NMOS devices have higher mobilities
than PMOS devices, resulting in higher gm for a given area.
The first stage of the amplifier is designed to set the dominant pole. For the initial
calculations, the gain and bandwidth of the overall amplifier determine the dominant
pole position. The pole of the first stage is
a p1 =
gout 1
Cc
(5.32)
Also the gain-bandwidth product or the unity-gain frequency can be determined by
gml g m19
(137" = 0
Cc out3
(5.33)
whereCcis the compensation capacitor which dominates over other parasitic
capacitances. From(5.33)the gain bandwidth product of the amplifier is equivalent to
the gain bandwidth product of the two-stage amplifier multiplied by the gain of the thirdVout
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stage. To achieve high bandwidth a large gm is needed which corresponds to a large
compensation capacitor.
We mentioned that a three-stage amplifier is a three-pole system with its overall
transfer function "referred" to the input stage. The first non-dominant pole associated
with the second stage can be cancelled by LHP zero introduced by the compensation
resistor. The remaining non-dominant poles are associated with the third-stage and the
compensation resistor. Note that these poles may form a complex pair which can be
placed beyond the unity-gain frequency. Such caution must be used so that the complex
pair lies in the region where acceptable phase and gain margins can be achieved (refer to
Chapter 3 for details on the location of the complex pair with respect to the normalized
unity-gain frequency). For fast settling time response and high gain and phase margins,
there is an optimum placement of complex conjugate pair. If we increase the feedback
capacitor, the complex pair eventually becomes real and splits on the real axis.
Unfortunately this desirable outcome requires a very large compensation capacitor (50-
100 pF) which may not be practical.
We have already studied the second- and third-stages in terms of their
transconductance. The sizing of the third stage must meet slew rate requirements. The
first and the second stages do not slew due to the small step sizes associated with their
output nodes. For example, if the output swing is about 2V and the gain of the second
and third stages is about 40 dB and 28 dB, respectively, the second stage output is only
about 80 mV. Nevertheless, in order to have a large slew rate at the output, the second
stage must be sized appropriately to maintain stability as discussed in Chapter 4. Slew
rate is
SR =
ID3
CL3
where CL3 is the load capacitance of the output stage.
(5.35)128
It is usually necessary to add additional circuitry to determine the output
common-mode voltage at mid-supply voltages. There are two general approaches to
designing common-mode feedback circuits: a continuous-time approach and a switched-
capacitor approach [181. The continuous-time approach often limits the signal swings
and if nonlinear, actually introduces differential-mode signals. The switched-capacitor
requires multiple clocks and introduces clock-feed through glitches. In this thesis, a
continuous-time Common-Mode Feedback circuit is used as shown in Figure 5.4. Note
that Vref is set to VDD/2. Furthermore, the input signals Vin- and Vi: are equal in
magnitude but opposite in sign and they correspond to the output signals of the third
stage. To analyze this circuit, we begin by assuming that the two differential pairs have
infinite common-mode rejection which implies that their large-signal output currents
depend only on their input differential voltages.Since the two pairs have the same
applied differential voltages, the current in M1 will be equal to that, while the current in
M3 is equal to that in M2. This result is independent of the nonlinear relationship
between the input voltage and large-signal differential drain currents. As long as Vin- is
equal to the negative value of Vi:, the current through diode-connected M5 will not
change even when large differential voltages are present. Since the voltage across the
M5 is used to control output node bias voltages, the bias currents in the output stage will
be equal regardless of signal when no common-mode voltages are present. The above
discussion is not valid if the output voltage is so large that transistors in the differential
pairs turn off.129
Next, consider what happens when a common-mode voltage other than VDD/2
is present. This positive voltage will cause the currents in both M3 and M4 to increase
which, causes the current and voltage in diode-connected M5 to increase. This is the bias
voltage for the amplifier. Thus, both current sources will conduct larger currents which
will cause the common-mode voltage to decrease, thus bringing the common-mode
voltage back to VDD/2. Thus, as long as the common-mode loop gain is large enough
and the differential signals are not so large as to cause transistors in the differential pairs
to turn off, the common-mode output voltage will be kept very close to mid-supply.
Transistors M7 and M8 are used to effectively double the common-mode gain of
the circuit with little additional complexity. As reported in [Duque-Carillo, 1992], it has
very good linearity (better than 0.01%).
V cntrl
0
M6
DD
MS
V DD
IM7
L Vref
Vin 0-1 Mi M3I IM4 M2
Vbl M9 M10
Figure 5.4. Continuous Common-Mode Feedback Circuit.
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The bias circuits for the cascode stage NMOS and PMOS devices are shown in
Figure 5.5. This topology accommodates low voltage and wide swing. Note that Vb1
and Vb4 are set by transistors M3 and M7 at VT + VDSAT for NMOS and PMOS,
respectively. The bias voltages are equivalent to the diode drop across transistors M3 and
M7. Transistors M2 and M5 are sized in such a way that voltages Vb2 and Vb3 are biased
at VT + 2 VDsAT.This results in voltages across M3 and M7 equal to VDsAT.Transistor
MI is used to create matching between M2 and M4 in terms of threshold voltages in the
presence of body effect. Transistor M1 is in non-saturation due to VT + 2VDsAT biasing
voltage and causes the drain voltage across transistor Ml to be lower. Since there is no
swing across M2 and Ml, having M2 in non-saturation does not alter Vb1 and Vb2.
5.4 HSPICE Simulation Results
Table 5.2 presents HSPICE simulation results for the three-stage operational of
Section 5.4. This operational amplifier achieved high gain, high-speed, and high-slew
b4
b3
Figure 5.5. Low-voltage bias circuits for (a) NMOS, and (b) PMOS cascode devices.131
rate results. Some of the important simulation plots are shown in Figures 5.6-5.10.
Table 5 .2 Three-Stage Simulation Results
Specifications Simulated Results
Process CMOS 0.6gm N-Well
Power Supply 2.5 V
VDSAT 300 mV
Gain 121.46 dB
Gain Bandwidth 137.5 MHz
Slew Rate 360 V/ILS
Phase Margin 70.6°
Gain Margin 7.9 dB
Settling Time (0.1%) 15 ns
Settling Time (0.01%) 18 ns
Settling Time (0.001%) 56 ns
Settling Time (0.0001%) 78 ns
Input CMR 0.0-0.9 V
CMRR @ DC 145.4 dB
PSRR @ DC 137.5 dB
Input Noise @ 137.5 MHz 15.98 n V/
Input Noise @ 1KHz 6.2108 nV/driz
Input Noise Unity-Gain @ 137.5 MHz 30.04n V/ ff-1-2
Input Noise Unity-Gain @ 1 KHz 18.32nV/ri-lz
Power Consumption 11 mW
Power/Bandwidth 80 µW /MHz
Output Load (at each output) 5.0 pF
Compensation Capacitance 9.0 pF
Compensation Resistor 3.0 K-ohms
Power/(Bandwidth. Load Capacitance) 161.tW/(MHz pF)132
Table 5 .2 Three-Stage Simulation Results
Output Swing 1.9 V
Figure 5.6 presents the open-loop gain and phase frequency responses. Note that the gain
exhibits a one-pole response above the unity-gain frequency. Figure 5.7 shows the step
response for a 1 volt step applied differentially (0 V-0.5 V single-ended). Figure 5.8 is
a plot of the equivalent input noise.Note that at high frequencies the input noise
increases. The noise is constant over frequency range from 0 to approximately 57 KHz
and increases at higher frequencies. Figure 5.8 shows the common-mode and differential
gain frequency responses. From this plot, Common-Mode Rejection Ratio (CMRR) of
the amplifier is obtained as
CMRR =20log(Adiff)
Acm
(5.36)
where Adiff and Aim represent the differential-mode and common-mode gains. Ideally,
for a fully differential topology, infinite CMRR is obtained, but in a real circuit it is finite
due to device mismatches.Finally, Figure 5.10 presents the differential and power
supply frequency responses. The power supply gain is obtained by applying a small-
signal input to the power supply of the amplifier. Power Supply Rejection Ratio (PSRR)
[13] can be written as
PSRR =2010011
Aps
(5.38)
Figure 5.11 presents the unity-gain frequency response of the amplifier. Note
that at the unity-frequency, the corresponding gain has approximately -5.35 dB
attenuation.Finally, Figure 5.12 presents transient response of the amplifier with a
sinusoidal input.Note that the output waveforms at unity gain, is about 5.35 dB
attenuated from the unity-gain.133
The output signal can follow the input signal at unity gain frequency given by the
power-bandwidth product given by
SR = v copu (5.39)
where, vp is the peak value of the input signal. Note from Table 5.2, the slew rate
corresponds to 360 V/gS with a unity-gain frequency of 137.5 MHz; this corresponds to
an equivalent peak input signal of 0.41V. An input peak signal of 0.5 V was applied
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Chapter 6.Higher Order Topologies for Multi-Stage Operational Amplifiers
In this chapter, an enhancement is presented for the three-stage operational
amplifier topology. The motivations improve stability, increase the noise, slew rate, and
bandwidth parameters, and most importantly to reduce the size of the compensation
capacitor [19]. A four-stage amplifier design employing the improved technique will be
discussed. Some of the issues determining the optimum number of gain stages for a
given minimum feature size will also be presented.
6.1 A Three-Stage Operational Amplifier with Global G. Feed-forward
In this section, the use of global Gm feed-forward in the new multi-stage
operational amplifier topology is explored. Gm feed-forward in operational amplifiers
has been developed previously [4]. Figure 6.1 shows a block diagram of a modified
three-stage amplifier in which the signal is fed-forward from input to the output by the
yin Vol
gdsl Ll
Rc C2
gm2
Vo2
g ds2 L2
Cc3
-g3
gds3
ovout
Figure 6.1. Three-stage operational amplifier using global Gm feed-forward block.139
gmf stage. The Gm feed-forward stage also includes the parasitic coupling capacitor Ccf
connected from output to input. The gmf also is used increase bandwidth, slew rate, and
decrease the compensation capacitor Cc2 size and its required die area. By using the Gm
feed-forward stage, we are able to move the RHP zeros associated with the third and
second stages to form a LHP complex conjugate pair. By increasing gmf the complex
conjugate zeros migrate toward lower frequencies as shown.Another important
observation is that the zero associated with the compensation resistor I?, moves to lower
frequencies possibly, passing the non-dominant pole Pio.To achieve stability, either the
resistor or compensation capacitor value must be decreased. Hence, the compensation
capacitance can be reduced and still provide the stability margin required. Now, as the
value of the resistor or capacitor is reduced, the non-dominant complex conjugate poles
move toward higher frequencies on the real axis and lower frequencies on the imaginary
axis.If this process continues, the poles of the complex conjugate pair eventually
become real along with the zeros of the complex conjugate pair.If designed carefully,
it is possible to cancel the poles of the complex conjugate pair with the zeros to provide
Im
P n3> P Rc
Pn37 PRc
3, 2
II. 44-0 0 DIP Po
Z2Z1 Re
3.2
Figure 6.2. Pole-zero plot of a three-stage amplifier with Gm feed-forward.140
a true one-pole response with a phase margin close to 90° or to make both pairs real, but
it would be over designed for practical component constraints.Also, perfect pole-zero
cancellation means the overall amplifier is dominated by the Gm block which
corresponds to a one-pole response. Caution must be used in sizing the Gm block. If it
gets too large, it will reduce the DC gain of the amplifier to the gain of the Gm block.
The pole-zero migration due to Gm feed-forward is shown in Figure 6.2.
Other Performance Benefits
In regards to noise performance, according to Figure 6.1, if we assume that the
gm of the input-stage is kept constant, increasing gm f, will cause overall input referred
noise reduction if we assume the bandwidth is kept constant. The input referred noise
voltage of the amplifier prior to Gm block is
8kT Noise Of 8kTrgm3gml 8kTgm3(6.1) =
3gml °gmlgds3C c2°Cc2gds3
and the input referred noise voltage with Gm block can be written as
8kT Noise = ,Af 8kT gm3 gml 8kTgnzi gm318kT gm3)
gmf) gmf) gds3 Cc2 3kgm1÷ gmf)C c2 gds3
2 3Cc 2 gds3
(6.2)
Note that by increasing gmf we can independently reduce the input referred noise of the
operational amplifier.
In regards to slew rate, since the Gm block is connected to the output node, more
current is generated and injected into the output load capacitance thus, increasing the
slew rate. However, the gain of the third stage is reduced due to the equivalent output
impedance seen by the third-stage and the Gm block.141
Circuit Design
The Gm feed-forward block comprises two possible configurations. In one, the
driver devices driver share the tail current with the input stage and its load devices are
independent of the input stage. In the other a single common-source amplifier does not
share the tail current of the input stage. Both techniques offer advantages. For the first
type, according to (6.1) and (6.2), the equivalent input referred noise voltage is reduced
since the effective gm of the input stage increases as discussed earlier.It also in
increases the slew rate of the amplifier providing parallel path to the output.This
technique does not facilitate the desired pole-zero placements. The second method is
more effective in reducing the area of the compensation capacitor and the equivalent
input and output noise voltages.If these techniques are used in combination, the
performance of the amplifier can be improved significantly.
The complete circuit is shown in Figure 6.3. Transistors MF1-MF4 represent the
Gm feed-forward stages.Note that the second type mentioned above has not been
implemented here.
HSPICE Simulation Results
For comparisons, a simple three-stage amplifier without Gm feed-forward was re-
designed for a 20 pF load capacitor; the results are shown in Table 6.1.Simulation
Table 6 .1 Three-Stage Simulation Results.
Specifications Simulated Results
Process CMOS 0.6pin N-Well MOSIS
Power Supply 3.0 V
V DSAT - 300 mV
Gain 133.7 dB
Gain Bandwidth 105.0 MHz1.42
Table 6 .1 (Continued)
Slew Rate 200 V/p,S
Phase Margin 63.6°
Gain Margin 7.7 dB
Settling Time (0.1%) 12.0 ns
Settling Time (0.01%) 14.8 ns
Settling Time (0.001%) 62.0 ns
Settling Time (0.0001%) 96.0 ns
Input CMR 0.0-1.5 V
CMRR @ DC 155.69 dB
PSRR @ DC 148.77 dB
Input Noise @ 105.0 MHz, Single-Ended 9.11 nV/jrz
Input Noise @ DC, Single-Ended 3.96 nV/
Output Noise @ 105.0 MHz, Single-Ended 9.31 nV/,I/iz
Output Noise @ DC, Single -Ended 19.27 mV/Arliz
Power Consumption 20.8 mW
Power/Bandwidth 198.4 µW /MHz
Power/(Bandwidth.pF) 9.92 II( W/(MHz pF))
Output Load (at each output) 20 pF
Compensation Capacitance 84 pF
Output Swing 2.4 V
Temperature of operation 25.0°C
results Gm feed-forward as in Figure 6.3 are shown in Table 6.2. Note that the DC gain
of the amplifier with Gm block is reduced due to the parallel connection at the output
node and the power consumption is increased. However, the main advantage of the
enhanced amplifier is the reduction in compensation capacitor equal to the load
capacitance as compared to 4 times greater for the previous design. Also note that the
slew rate has been increased, and the input and output noise voltages have been reduced.V+
out
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Figure 6.3. Three-stage fully differential amplifier with Gm feed-forward stage.144
Table 6 .2 Enhanced Three-Stage Simulation Results.
Specifications Simulated Results
Process CMOS 0.6p,m N-Well MOSIS
Power Supply 3.0 V
V DSAT - 300 mV
Gain 127.1 dB
Gain Bandwidth 115.0 MHz
Slew Rate 300 V/pS
Phase Margin 69.7°
Gain Margin 13.42 dB
Settling Time (0.1%) 9.8 ns
Settling Time (0.01%) 37 ns
Settling Time (0.001%) 72.5 ns
Settling Time (0.0001%) 94.4 ns
Input CMR 0.0-1.5 V
CMRR @ DC 150.8 dB
PSRR @ DC 145.7 dB
Input Noise @ 210.0 MHz, Single-Ended 6.64 nit/117E
Input Noise @ DC, Single-Ended 3.89 nV/V-1-1z
Output Noise @ 210.0MHz, Single-Ended 6.8 nV/,,FITz
Output Noise @ DC, Single-Ended 8.9 mV/Jrz
Power Consumption 35.2 mW
Power/Bandwidth 321.0 p,W/MHz
Power/(Bandwidth.pF) 16.0µ(W /(MHz pF))
Output Load (at each output) 20 pF
Compensation Capacitance 20 pF
Output Swing 2.4 V145
6.2 Four-Stage Operational Amplifier
Extending out compensation topology, we now consider the design of a four-
stage operational amplifier.The g,,block diagram of a compensated four-stage
amplifier is shown in Figure 6.4. As before there is no compensation network connected
at the output node loading the amplifier. This type of compensation ensures high-slew
rate, high-speed, and low-power operation. In Figure 6.4, Cp1 and Cp4 are parasitic
capacitances associated with the first and fourth stages, respectively while Ra, Cc2, Rc3,
and c3 are the RC compensation elements for second and third stages, respectively.
This scheme follows the technique used for three-stage amplifiers; i.e., an n-stage
operational amplifier requires only n-2 RC frequency compensation networks.
The pole-zero representation of an uncompensated four-stage operational
amplifier is shown in Figure 6.5. As described in Chapter 4, the pole of the fourth stage
is cancelled by the zero of the third stage, and the second-order poles of the third-stage
are cancelled by the second-order zeros of the second-stage, and the third-order poles of
the second-stage are cancelled with the third-order zeros of the first-stage. Thus, the
Figure 6.4. Small-signal representation of a four-stage amplifier with two RC compen-
sation networks.Stage 4
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Figure 6.5. Individual gain stage pole-zero plots for a four-stage operational ampli-
fier.
overall fourth-order transfer function is "referred" to the input stage only as described
earlier.
A four-stage operational amplifier can be motivated by looking at Figure 6.6
where it is broken down into three cascaded components; namely, a two-stage amplifier
followed by two single-stage amplifiers. We assume that the two-stage operational
amplifier has a one pole response (second pole cancelled with a zero) with a pole at (0p1
and the third and fourth stages have poles at (0p3 and (01,4. A four-stage operational
amplifier has much higher gain-bandwidth product than a three-stage amplifier. By
design, the pole wp3 associated with the third stage cop3 is cancelled with a zero from
with the second RC compensation network. The fourth stage pole c0p4 needs to be
placed well above unity-gain frequency to achieve sufficient stability.This can be
illustrated using a two-stage amplifier with a gain-bandwidth product of 10 MHz. ForAdB
147
Two-stageSingle-stageSingle-stage
Figure 6.6. Two-stage followed with two single-stage amplifiers.
20 dB gain in the third stage, the effective gain-bandwidth product becomes about 100
MHz, and for another 20 dB gain in the fourth stage, the overall gain-bandwidth product
becomes approximately 1 GHz. The problem with this design approach is that it may not
be possible for a given technology to position the fourth pole well above the unity-gain
frequency (2-4 GHz). A simple solution would be to start from the output stage and
consider a gain-bandwidth product that is reasonable.We can determine the gain-
bandwidth product of the two-stage amplifier by dividing it by the fourth- and third-stage
gains. This results in reduction of the input-stage gm which degrades the dynamic range
performance such as the input referred noise voltage.
We see that the optimum number of stages used in operational amplifiers is
technology dependent. For the technology used in this thesis (CMOS 0.6µm N-Well
process), three is the optimum number of stages for good noise and stability performance.
However, as the technology feature sizes decrease, four-stage operational amplifiers
become optimal.148
As usual, the design of a four-stage operational amplifier requires a one-pole
response beyond the unity-gain bandwidth. To achieve this, two RC compensation
networks are used to split the two non-dominant poles from the dominant pole and to
cancel them with zeros. Introducing Cc2 splits the dominant pole from the remaining
poles as shown in Figure 6.7(a). The zero associated with the compensation resistor Rc2
is used to cancel the first non-dominant pole. Note that the fourth pole system moves to
higher frequencies and forms a complex conjugate pair with the pole associated with Rc2.
To cancel the second non-dominant pole, a second RC compensation network is needed.
Unfortunately, Cc2 is the only compensation capacitor that provides true pole splitting
behavior. However, a small value of Cc3 compared to Cc2 can be used with resistor Rc3
Increase Rc1 to maintain cancellation
Rc2, P,3
(b)
Figure 6.7. Pole-zero plots of the compensation process for a four-stage operational
amplifier. (a) Rc2 and Cc2 being increased. (b) Rc3 and Cc3 being increased.149
to be employed for cancellation of the second non-dominant pole. According to the
bottom plots of Figure 6.7(b), as Co is introduced, the pole-zero cancellation due to the
first RC compensation network is altered. Since Co causes all of the poles to move to
lower frequencies as shown, small values of Co are desirable whereas large values of
Cc2 ensures proper pole-splitting. However, if a very small value of Co is used, the Rc3
value will become large and cause the most non-dominant pole Pn3 to move to lower
frequencies. Reasonable trade-off can be employed in determining the capacitor and
resistor values. Once the two non-dominant poles are cancelled, the remaining poles are
due to the fourth stage,
axis.
Rc1,and Rc.2. Note that the pole associated with Reg is on the real
Simulation Results
The schematic of the complete amplifier is shown in Figure 6.9. Due to the
high-gain achievable using this topology, large VDSAT values of about 0.35V were used
to reduce transistor sizes. The simulation results are listed in Table 6.2.
Table 6 .3 Four-Stage Simulation Results.
Specifications Simulated Results
Process CMOS 0.6iim N-Well MOSIS
Power Supply 3.0 V
VDSAT - 350 mV
Gain 134.4 dB
Gain Bandwidth 169.82 MHz
Slew Rate 117.9 V/AS
Phase Margin 58.5°
Gain Margin 12.9 dB150
Table 6 .3 Four-Stage Simulation Results.
Settling Time (0.1%) 49.2 ns
Settling Time (0.01%) 60.5 ns
Settling Time (0.001%) 78.9 ns
Settling Time (0.0001%) 140.6 ns
Input CMR 0.0-1.5 V
CMRR @ DC 155.4 dB
PSRR @ DC 149.7 dB
Input Noise @ 210.0 MHz, Single-Ended 3.20 1.t V/ViTz
Input Noise @ DC, Single-Ended 1.08 A V/Vriz
Output Noise @ 210.0MHz, Single-Ended 17.9 nV/Nz
Output Noise @ DC, Single-Ended 31.6 mV/,11-1z
Power Consumption 55.40 mW
Power/Bandwidth 326.1 µW /MHz
Power/(Bandwidth.pF) 16.3 µ(W /(MHz pF))
Output Load (at each output) 20 pF
Compensation Capacitance (1st and 2nd) 100 pF, 20 pF
Output Swing 1.9 V
Temperature of operation 25.0° C
From results of Table 6.2, the four-stage operational amplifier is stable and has
acceptable performance characteristics. However, this amplifier has unacceptable noise
and slow settling time performance as compared to the three-stage operational amplifier
discussed earlier.
Since the operational amplifier is driving a large 20 pF load, a large compensation
capacitance of about 100 pF is required. From the previous results, we can generalize
that the value of the compensation capacitor used for splitting the poles around second-
stage for an n-stage operational amplifier is roughly
Cc1(4 -4 5) x CL (6.1)151
This relationship along with other guidelines that we have developed in this thesis
set a good starting point for multi-stage operational amplifier design. However, further
improvements are highly desirable, especially reducing the compensation capacitor to
roughly equal to the load capacitance.Figure 6.8. Complete four-stage fully-differential operational amplifier.153
6.3 Enhanced Four-Stage Operational Amplifier
Once again to enhance the four-stage operational amplifier performance, we will
employ Gm feed-forward block connected in parallel with the basic amplifier. The block
diagram of a fully-differential four-stage operational amplifier is shown in Figure 6.9.
The main difference versus the three-stage, is that the Gm feed-forward blocks must be
cross-coupled to provide negative feed-forward effect to match the phase of the four gain
stages.
Once again we take advantage of the RHP zeros. By applying the Gm feed-
forward, all four RHP zeros form complex conjugate pairs:the first stage with the
second stage and the third stage with the fourth stage, respectively.However, the
complex conjugate pairs associated with the first and second stages appear in the left half
plane and become real: one of the zeros moves towards the pole associated with the
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Figure 6.9. Four-stage amplifier with the feed-forward block (parasitic coupling not
shown for the four-stage amplifier).154
second compensation resistor R,3 and the other moves to higher frequencies. On the
other hand, the complex conjugate zero pair associated with the third and fourth stages
move toward the left-half plane as gmf is increased. At the same time, the LHP zeros
associated with the compensation resistor networks move to lower frequencies allowing
us to reduce the feedback capacitors. The pole-zero movements are summarized in
Figure 6.10.
HSPICE Simulation Results
The enhanced four-stage operational amplifier in Figure 6.11 was simulated
using HSPICE LEVEL 39 device models. This circuit is very similar to the three-stage
amplifier in terms designing the Gm block. The simulation results are listed in Table 6.4.
Note the improvement of bandwidth, slew rate, compensation capacitances, and most
importantly, the noise performance. We saw earlier that the noise of the four-stage
amplifier is high. However with this technique, we are able to independently reduce the
Figure 6.10. Pole-zero plots for a four-stage amplifier with Gm feed-forward stage.155
noise by increasing gm f. The associated trade-off is in reduced stability. Due to the
excess bandwidth capability of a four-stage amplifier in 0.6i.tm CMOS, we were not able
to achieve optimum performance but, as technology feature sizes decrease, optimal four-
stage, and five-stage operational amplifiers will become feasible.Vout
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Table 6 .4 Enhanced Four-Stage Simulation Results.
Specifications Simulated Results
Process CMOS 0.6pm N-Well MOSIS
Power Supply 3.0 V
VDSAT - 350 mV
Gain 126.5 dB
Gain Bandwidth 380.2 MHz
Slew Rate 425.5 V/pS
Phase Margin 40.0°
Gain Margin 7.50 dB
Settling Time (0.1%) 49.2 ns
Settling Time (0.01%) 68.1 ns
Settling Time (0.001%) 82.1 ns
Settling Time (0.0001%) 110.3 ns
Input CMR 0.0-1.5 V
CMRR @ DC 150.4 dB
PSRR @ DC 145.7 dB
Input Noise @ 210.0 MHz, Single-Ended 0.72 pV/jrz
Input Noise @ DC, Single-Ended 0.68 nV/1-11-z
Output Noise @ 210.0MHz, Single-Ended 4.0 nV/.11-1z
Output Noise @ DC, Single-Ended 8.0 mV/THz
Power Consumption 76.8 mW
Power/Bandwidth 201.85 µW /MHz
Power/(Bandwidth.pF) 10.1p,(W/(MHz pF))
Output Load (at each output) 20 pF
Compensation Capacitance 20 pF
Output Swing 1.9 V
Temperature of operation 25.0° C158
Chapter 7.Conclusions and Future Work
A novel frequency compensation technique for n-stage operational amplifiers
requiring only n-2 passive compensation networks has been developed.The new
approach incorporates RC compensation networks embedded around internal stages to
relieve the output stage from driving compensation capacitors. Several high-speed, high-
gain, multi-stage operational amplifiers have been reported using Nested compensation
networks [1][3][4]. These techniques are complex, and multiple compensation networks
load the output stage and limit the power/speed efficiency in wideband CMOS
applications.
The new design approach has advantages in production over the other designs
with respect to the complexity of multiple nested compensation networks. By
characterizing these new amplifier topologies, this thesis aims to provide a good
understanding multi-stage amplifier design. The designs presented employ n-2 (for n-
stages) compensation networks, and have other advantages over the two-stage topology,
in achieving high bandwidth and slew rates.It was also shown that even with large
compensation capacitors, the internal stages do not limit slew limit due to the associated
small output step sizes. The enhancement techniques using global Gm feed-forward
technique discussed in Chapter 6 can be used to reduce the sizes of the compensation
capacitors. Also, we saw that cascode stages can be used for internal stages to achieve
high-gain since only small output swings are required internally.
Accurate doublet cancellation is of paramount importance in multi-stage
operational amplifier designs as described in Chapter 3. Techniques have been reported
for tracking process, temperature, and voltage variations for accurate pole-zero
cancellation.These techniques can easily be used for the new operational amplifier159
topologies.For example, the compensation resistors can be either a MOSFET device
operating in the triode region, or polysilicon resistors [20][211
For low-voltage applications, common-mode range of the amplifier is a limiting
parameter, but low-voltage VT calibration techniques can be used to increase the
common-mode range by more than 200 mV [20].
In conclusion, the new operational amplifier topology is easily adaptable to
tracking and other high-yield schemes commonly used in production.
7.1 Realization of Three- and Four-Stage Operational Amplifiers
An initial characterization has been performed of three- and four-stage prototypes
has been implemented in a 0.6p,m CMOS N-Well process from MOSIS. The designs
assumed 20 pF loads, and correspond to the three- and four-stage operational amplifiers
described in Chapter 6. The compensation capacitor was about 84.0 pF for the three-
stage amplifier, and 100pF and 10 pF for the four-stage amplifier. The compensation
resistor associated with the three-stage amplifier was about 1900 Ohms and for the four-
stage operational amplifier about 1100 and 1930 Ohms.
The corresponding prototype layouts for the three- and four-stage fully-
differential operational amplifier is shown in Figure 7.1. There are also some single-
ended layouts for three- and four-stage amplifiers are also shown. The area of the three-
stage fully-differential design was measured to be 302.7gm x 505.8p,m and the area of
the four-stage amplifier was 520.8iam x 536.7gm
From the layouts of Figure 7.1, a major concern is the area required for the
capacitors. Two 50 pF capacitors connected in parallel consumed an area of about
361.8pm x 158.3pmSince two such capacitors are used for each differential pair, the
total area consumed by the capacitors is about one-half of the overall area of the four-160
stage amplifier. Note that these layouts do not include the global Gm feed-forward
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Figure 7.1. Prototype layout of three- and four-stage amplifiers.161
designs described in Chapter 6 which effectively reduce the areas associated with the
capacitors.
7.2 Future Work
Multi-stage operational amplifiers using embedded RC compensation networks
have several advantages over other topologies. Since this technique follows from the
widely used two-stage operational amplifiers, the production robustness of these multi-
stage operational amplifiers would be very similar.In order to provide low-power
tracking RC compensation, several design approaches have been introduced [20][21].
Tracking RC compensation circuitry provides stability and maintains fast settling
properties over process, temperature, and voltage variations. In this thesis, pole-zero
tracking circuitry was not discussed in detail. However, it is possible to incorporate
charge-pump assisted MOSFET resistor tracking pole-zero circuitry [20] for low-voltage
applications or polysilicon resistor tracking circuitry [21] into these multi-stage
operational amplifiers.
An important issue to investigate is the maximum number of gain stages that can
be used before the operational amplifier fails. In Table 6.2, for a four-stage amplifier,
the equivalent input noise spectral density was about 320 µ V/ ,THz at 210 MHz,
whereas in a three-stage amplifier the input noise was only 9.0 n V / .The reason
behind this is that as the number of stages increases, the sizing must become smaller to
reduce the input stage bandwidth. As the number of stages increases, pole-splitting
becomes more different. The compensation capacitor poles cannot move the dominant
pole to lower frequencies, which forces the compensation capacitor to become large for
small input stage sizes.162
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APPENDICES165
Appendix A. Two-Pole Amplifier Response.
Table 7 .1 Two-pole amplifier results based on minimum settling time.
Settling
Accuracyfrlfu Ts/Tu PM f/fu
(%)
0.0001 3.85 7.2131 75.8687 0.9697
0.001 3.75 5.7303 75.5284 0.9682
0.01 3.60 4.5239 74.9877 0.9658
0.1 3.35 3.5186 74.0499 0.9612166
Appendix B. Three-Pole Amplifier Response.
Table 7 .2 Three-pole amplifier results based on minimum settling time.
Settling
Accuracy
(%)
f1/ ff 2/fTIT. PM GMf/ f.
0.0001 6.35 1.0 6.3837 72.8899 12.70000.9784
0.0001 6.05 1.5 6.0570 72.647412.10000.9786
0.0001 5.60 2.0 5.9313 72.315911.20000.9793
0.0001 4.70 2.5 5.6297 71.3854 9.4000 0.9814
0.0001 3.85 3.0 8.0927 71.5585 7.7000 0.9893
0.001 6.20 1.0 5.0014 72.518512.40000.9775
0.001 5.95 1.5 5.0768 72.4032 11.90000.9781
0.001 5.50 2.0 5.0014 72.0781 11.00000.9789
0.001 4.55 2.5 4.6244 71.0480 9.1000 0.9808
0.001 3.70 3.0 6.8361 71.3483 7.4000 0.9903
0.01 6.05 1.0 4.1469 72.1361 12.10040.9765
0.01 5.75 1.5 4.0464 71.899611.50040.9769
0.01 5.30 2.0 4.0212 71.5904 10.60040.9779
0.01 4.30 2.5 3.7196 70.4786 8.6003 0.9806
0.01 3.70 3.0 5.5543 71.3536 7.4002 0.9903
0.1 5.70 1.0 3.1919 71.2182 11.40390.9740
0.1 5.40 1.5 3.1416 70.9953 10.80370.9746
0.1 4.90 2.0 3.0913 70.5899 9.8034 0.9760
0.1 3.80 2.5 2.8651 69.3543 7.6028 0.9811
0.1 3.75 3.0 4.2726 71.4746 7.5024 0.9899167
Appendix C. Four-Pole Amplifier Response.
Table 7 .3 Four-pole amplifier results based on minimum settling time.
Settling
Accuracy
(%)
f 1 /f.f2/f.f3/f.TIT. PM GMf/f.
0.0001 1.0 2.0 8.0040.539150.31591.6800 1.1368
0.0001 2.0 2.0 8.0017.517553.70052.8889 0.9853
0.0001 3.0 2.0 8.0014.350857.51813.8265 0.9642
0.0001 4.0 2.0 8.0012.114061.07624.62500.9652
0.0001 5.0 2.0 8.0010.379864.02375.3395 0.9697
0.0001 6.0 2.0 7.95 9.047866.35285.98800.9740
0.001 1.0 2.0 8.0033.652750.31631.7000 1.1386
0.001 2.0 2.0 8.0015.205353.70132.8889 0.9853
0.001 3.0 2.0 8.0012.088857.51863.8265 0.9642
0.001 4.0 2.0 8.0010.153661.07674.62500.9652
0.001 5.0 2.0 7.95 8.570363.98355.32900.9696
0.001 6.0 2.0 7.15 7.037265.62085.7893 0.9724
0.01 1.0 2.0 8.0026.766450.32081.7001 1.1386
0.01 2.0 2.0 7.9011.535953.62552.8816 0.9851
0.01 3.0 2.0 8.00 9.801857.52393.82670.9642
0.01 4.0 2.0 7.90 8.117961.00074.60790.9650
0.01 5.0 2.0 7.25 6.534563.36165.17770.9686
0.01 6.0 2.0 8.00 6.232966.39986.00020.9741
0.1 1.0 2.0 8.00 19.854950.36621.7006 1.1386
0.1 2.0 2.0 8.00 9.198653.75892.89020.9853
0.1 3.0 2.0 8.00 7.489657.57743.82820.9642
0.1 4.0 2.0 7.85 6.006761.01284.60090.9649
0.1 5.0 2.0 8.00 5.403564.08285.34140.9697168
Table 7 .3 Four-pole amplifier results based on minimum settling time.
Settling
Accuracyf 1/ ff 2/ ff3/f.T s/T PM GMf/ fu
(%)
0.1 6.0 2.0 6.10 5.931362.09584.90950.9650169
Appendix D. Two-Pole Amplifier Response ( (3 5_ 1 ).
Table 7 .4 Two-pole amplifier results based on minimum settling time.
Settling
Accuracy
(%)
i3fl /fuTs/T. PMf/fu
0.0001 0.75 2.90 9.8772 71.8570 0.9503
0.001 0.75 2.80 7.4644 71.3096 0.9473
0.01 0.75 2.70 6.0319 70.7355 0.9440
0.1 0.75 2.50 4.6244 69.5261 0.9365
0.0001 0.50 1.90 15.029464.5762 0.9032
0.001 0.50 1.90 12.239664.5768 0.9032
0.01 0.50 1.80 9.0478 63.5599 0.8954
0.1 0.50 1.70 7.1880 62.5199 0.8866
0.0001 0.25 0.95 30.033650.7964 0.7749
0.001 0.25 0.95 24.479350.7970 0.7749
0.01 0.25 0.90 18.070449.7228 0.7628
0.1 0.25 0.85 14.325748.6570 0.7499170
Appendix E. Three-Pole Amplifier Response ( (3 51).
Table 7 .5 Three-pole amplifier results based on minimum settling time.
Settling
Accuracy
(%)
pfi/f.f2/f.Ts/Tu PM GMf/ fu
0.0001 0.752.95 2.0 8.746264.0245 5.90000.9503
0.001 0.752.95 2.0 7.414264.02505.90000.9473
0.01 0.752.85 2.0 6.031963.6475 5.70030.9440
0.1 0.752.60 2.0 4.549062.7414 5.20250.9365
0.0001 0.502.25 2.0 20.005761.36984.50000.9032
0.001 0.502.30 2.0 16.763561.55344.60000.9032
0.01 0.502.20 2.0 13.546561.19464.40020.8954
0.1 0.502.25 2.0 10.279361.42814.50220.8866
0.0001 0.252.10 2.0 48.380560.83474.20000.7749
0.001 0.252.05 2.0 40.413460.66274.10000.7749
0.01 0.252.05 2.0 32.421260.66794.10020.7628
0.1 0.251.95 2.0 24.378860.38493.90190.7499171
Appendix F. Four-Pole Amplifier Response ((31 ).
Table 7 .6 Three-pole amplifier results based on minimum settling time.
Settling
Accuracy
(%)
13fi/fuf2/f.f3/f.Ts/T. PM GMf/fu
0.0001 0.756.60 2.0 7.957.539865.46725.72950.9723
0.001 0.756.60 2.0 7.606.358665.16615.64820.9717
0.01 0.756.60 2.0 7.005.127164.58865.50350.9704
0.1 0.756.60 2.0 6.054.021263.50055.26100.9675
0.0001 0.506.60 2.0 3.1012.717256.19054.36470.9388
0.001 0.506.60 2.0 3.0010.128555.74614.33030.9365
0.01 0.506.60 2.0 2.857.992255.03964.27830.9326
0.1 0.506.60 2.0 2.606.207853.77434.19200.9248
0.0001 0.256.60 2.0 1.1525.183040.34493.63950.8070
0.001 0.256.60 2.0 1.1523.242840.34553.63950.8070
0.01 0.256.60 2.0 1.1017.794039.60373.61970.7982
0.1 0.256.60 2.0 1.0013.018838.08123.58290.7786